Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / b9dc684b7738efb0e4cff029fe541c523cbc8fb2 / . / configs / topic_miamilite_defconfig
blob: af47fab83c00b65fba2069e7a031e3c060148f0a [file] [log] [blame]
Mike Looijmans492daf22017-06-07 07:42:38 +0200[diff] [blame]1CONFIG_ARM=y
2CONFIG_SYS_VENDOR="topic"
3CONFIG_SYS_CONFIG_NAME="topic_miami"
Trevor Woerner43ec7e02019-05-03 09:41:00 -0400[diff] [blame]4CONFIG_SPL_SYS_DCACHE_OFF=y
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]5CONFIG_SYS_L2CACHE_OFF=y
Tom Rini66ea5c72019-05-26 14:45:25 -0400[diff] [blame]6CONFIG_ARCH_ZYNQ=y
Simon Glass72cc5382022-10-20 18:22:39 -0600[diff] [blame]7CONFIG_TEXT_BASE=0x4000000
Tom Rinia77d6f82023-05-01 11:50:26 -0400[diff] [blame]8CONFIG_SF_DEFAULT_SPEED=108000000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]9CONFIG_ENV_SIZE=0x8000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]10CONFIG_DM_GPIO=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]11CONFIG_DEFAULT_DEVICE_TREE="zynq-topic-miamilite"
Tom Rinic9285bf2019-04-29 15:54:04 -0400[diff] [blame]12CONFIG_SPL_STACK_R_ADDR=0x200000
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]13CONFIG_SPL_STACK=0xfffffe00
Tom Rinib9dc6842024-04-22 17:24:09 -0600[diff] [blame^]14CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
15CONFIG_SPL_BSS_START_ADDR=0x100000
16CONFIG_SPL_BSS_MAX_SIZE=0x100000
17CONFIG_SPL_STACK_R=y
Michal Simek040050b2018-03-23 09:34:00 +0100[diff] [blame]18CONFIG_SPL=y
Michal Simeka932ae72018-06-04 08:33:30 +0200[diff] [blame]19CONFIG_DEBUG_UART_CLOCK=100000000
Mike Looijmans492daf22017-06-07 07:42:38 +0200[diff] [blame]20CONFIG_BOOT_INIT_FILE="board/topic/zynq/zynq-topic-miamilite/ps7_regs.txt"
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]21CONFIG_SYS_LOAD_ADDR=0x0
Tom Rini002ec482017-07-08 20:32:11 -0400[diff] [blame]22CONFIG_DEBUG_UART=y
Tom Rini76fbc6f2022-04-01 10:33:18 -0400[diff] [blame]23CONFIG_SYS_MEMTEST_START=0x00000000
24CONFIG_SYS_MEMTEST_END=0x18000000
Alper Nebi Yasak2beb0f42022-01-29 18:25:30 +0300[diff] [blame]25CONFIG_REMAKE_ELF=y
Tom Rinie478f702019-06-02 08:57:32 -0400[diff] [blame]26CONFIG_SYS_CUSTOM_LDSCRIPT=y
27CONFIG_SYS_LDSCRIPT="arch/arm/mach-zynq/u-boot.lds"
Tom Rini914a8c02024-01-03 09:26:16 -0500[diff] [blame]28CONFIG_SYS_BOOTM_LEN=0x3c00000
Tom Riniadb7a192023-03-27 13:39:17 -0400[diff] [blame]29CONFIG_DISTRO_DEFAULTS=y
Mike Looijmans492daf22017-06-07 07:42:38 +0200[diff] [blame]30CONFIG_BOOTDELAY=0
Tom Rini5ddf1722021-11-10 09:11:40 -0500[diff] [blame]31CONFIG_BOOTCOMMAND="if mmcinfo; then if fatload mmc 0 0x1900000 ${bootscript}; then source 0x1900000; fi; fi; run $modeboot"
Simon Glass4be229d2019-07-20 20:51:14 -0600[diff] [blame]32CONFIG_USE_PREBOOT=y
Tom Rini914a8c02024-01-03 09:26:16 -0500[diff] [blame]33CONFIG_SYS_PBSIZE=2077
Tom Rini2bfc77a2022-03-23 17:20:08 -0400[diff] [blame]34CONFIG_CLOCKS=y
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]35CONFIG_SPL_MAX_SIZE=0x30000
Tom Rini8a14ac42022-05-26 13:13:21 -0400[diff] [blame]36# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
Simon Glass67e3fca2023-09-26 08:14:16 -0600[diff] [blame]37CONFIG_SPL_SYS_MALLOC=y
38CONFIG_SPL_SYS_MALLOC_SIZE=0x2000000
Marek Vasute2542252018-04-07 16:05:27 +0200[diff] [blame]39CONFIG_SPL_SPI_LOAD=y
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]40CONFIG_SYS_SPI_U_BOOT_OFFS=0x20000
Tom Rinic4359852023-10-02 10:35:27 -0400[diff] [blame]41CONFIG_SYS_PROMPT="zynq-uboot> "
Tom Riniba5c2b02022-05-11 16:21:06 -0400[diff] [blame]42CONFIG_SYS_MAXARGS=32
Simon Glassa18b9692017-08-04 16:34:57 -0600[diff] [blame]43CONFIG_CMD_THOR_DOWNLOAD=y
Tom Rini40791152022-12-02 16:42:46 -0500[diff] [blame]44CONFIG_THOR_RESET_OFF=y
Mario Six00518992018-03-28 14:38:14 +0200[diff] [blame]45CONFIG_CMD_MEMTEST=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]46CONFIG_CMD_DFU=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]47CONFIG_CMD_I2C=y
Mike Looijmans492daf22017-06-07 07:42:38 +0200[diff] [blame]48CONFIG_CMD_MMC=y
Mike Looijmans492daf22017-06-07 07:42:38 +0200[diff] [blame]49CONFIG_CMD_USB=y
Mike Looijmans492daf22017-06-07 07:42:38 +0200[diff] [blame]50# CONFIG_CMD_SETEXPR is not set
Mike Looijmans492daf22017-06-07 07:42:38 +0200[diff] [blame]51CONFIG_CMD_CACHE=y
Mike Looijmans492daf22017-06-07 07:42:38 +0200[diff] [blame]52CONFIG_OF_EMBED=y
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]53CONFIG_ENV_OVERWRITE=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]54CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Tom Rini0f0e6a62022-11-27 10:24:59 -0500[diff] [blame]55# CONFIG_NET is not set
Mike Looijmans492daf22017-06-07 07:42:38 +0200[diff] [blame]56CONFIG_SPL_DM_SEQ_ALIAS=y
57CONFIG_DFU_RAM=y
Aswath Govindrajucc13c5d2021-06-01 16:51:47 +0530[diff] [blame]58CONFIG_SYS_DFU_DATA_BUF_SIZE=0x600000
Michal Simek216f6372017-11-03 15:53:56 +0100[diff] [blame]59CONFIG_FPGA_XILINX=y
Vipul Kumar4a4946b2018-02-16 18:02:51 +0530[diff] [blame]60CONFIG_FPGA_ZYNQPL=y
Michal Simek8a6bc0c2019-01-22 15:47:52 +0100[diff] [blame]61CONFIG_DM_I2C=y
62CONFIG_SYS_I2C_CADENCE=y
Mike Looijmans492daf22017-06-07 07:42:38 +0200[diff] [blame]63CONFIG_MMC_SDHCI=y
64CONFIG_MMC_SDHCI_ZYNQ=y
Mike Looijmans492daf22017-06-07 07:42:38 +0200[diff] [blame]65CONFIG_SPI_FLASH_STMICRO=y
66# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
Mike Looijmans492daf22017-06-07 07:42:38 +0200[diff] [blame]67CONFIG_DEBUG_UART_ZYNQ=y
Tom Rini0f73ac62020-06-02 17:26:33 -0400[diff] [blame]68CONFIG_ARM_DCC=y
Michal Simekab754532017-11-06 09:16:05 +0100[diff] [blame]69CONFIG_ZYNQ_SERIAL=y
Mike Looijmans492daf22017-06-07 07:42:38 +0200[diff] [blame]70CONFIG_ZYNQ_QSPI=y
71CONFIG_USB=y
72CONFIG_USB_EHCI_HCD=y
73CONFIG_USB_ULPI_VIEWPORT=y
74CONFIG_USB_ULPI=y
Mike Looijmans492daf22017-06-07 07:42:38 +0200[diff] [blame]75CONFIG_USB_GADGET=y
Maxime Ripard7f78b9d2017-09-07 08:58:08 +0200[diff] [blame]76CONFIG_USB_GADGET_MANUFACTURER="Xilinx"
77CONFIG_USB_GADGET_VENDOR_NUM=0x03fd
78CONFIG_USB_GADGET_PRODUCT_NUM=0x0300
Mike Looijmans492daf22017-06-07 07:42:38 +0200[diff] [blame]79CONFIG_CI_UDC=y
80CONFIG_USB_GADGET_DOWNLOAD=y
Tom Rini1f173632022-11-16 13:10:38 -0500[diff] [blame]81CONFIG_SYS_TIMER_COUNTS_DOWN=y