Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / b9dc684b7738efb0e4cff029fe541c523cbc8fb2 / . / configs / mt7620_rfb_defconfig
blob: bf9d7115863f6874fc29e08be57e56ea270f96e9 [file] [log] [blame]
developer3f661952020-11-12 16:35:56 +0800[diff] [blame]1CONFIG_MIPS=y
Tom Rinie1e85442021-08-27 21:18:30 -0400[diff] [blame]2CONFIG_SKIP_LOWLEVEL_INIT=y
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]3CONFIG_SYS_MALLOC_LEN=0x100000
developer3f661952020-11-12 16:35:56 +0800[diff] [blame]4CONFIG_SPL_LIBCOMMON_SUPPORT=y
5CONFIG_SPL_LIBGENERIC_SUPPORT=y
6CONFIG_NR_DRAM_BANKS=1
7CONFIG_ENV_SIZE=0x1000
8CONFIG_ENV_OFFSET=0x30000
9CONFIG_ENV_SECT_SIZE=0x10000
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]10CONFIG_DEFAULT_DEVICE_TREE="mediatek,mt7620-rfb"
Simon Glassf4d60392021-08-08 12:20:12 -0600[diff] [blame]11CONFIG_SPL_SERIAL=y
developer3f661952020-11-12 16:35:56 +0800[diff] [blame]12CONFIG_SPL_SYS_MALLOC_F_LEN=0x40000
Tom Rinib9dc6842024-04-22 17:24:09 -0600[diff] [blame^]13CONFIG_SPL_BSS_START_ADDR=0x80010000
14CONFIG_SPL_BSS_MAX_SIZE=0x10000
developer3f661952020-11-12 16:35:56 +0800[diff] [blame]15CONFIG_SPL=y
16CONFIG_DEBUG_UART_BASE=0xb0000c00
17CONFIG_DEBUG_UART_CLOCK=40000000
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]18CONFIG_SYS_LOAD_ADDR=0x80010000
developer3f661952020-11-12 16:35:56 +0800[diff] [blame]19CONFIG_ARCH_MTMIPS=y
Daniel Schwierzeckff21b842022-07-10 17:15:14 +0200[diff] [blame]20CONFIG_SYS_MIPS_TIMER_FREQ=290000000
Tom Rinie1e85442021-08-27 21:18:30 -0400[diff] [blame]21CONFIG_MIPS_CACHE_SETUP=y
22CONFIG_MIPS_CACHE_DISABLE=y
developer3f661952020-11-12 16:35:56 +0800[diff] [blame]23CONFIG_RESTORE_EXCEPTION_VECTOR_BASE=y
24CONFIG_MIPS_BOOT_FDT=y
25CONFIG_DEBUG_UART=y
26CONFIG_FIT=y
Tom Rini914a8c02024-01-03 09:26:16 -0500[diff] [blame]27CONFIG_SYS_BOOTM_LEN=0x1000000
developer3f661952020-11-12 16:35:56 +0800[diff] [blame]28# CONFIG_ARCH_FIXUP_FDT_MEMORY is not set
Tom Rini47805502022-05-12 16:45:08 -0400[diff] [blame]29CONFIG_SYS_MALLOC_BOOTPARAMS=y
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]30CONFIG_SPL_MAX_SIZE=0x10000
developer3f661952020-11-12 16:35:56 +0800[diff] [blame]31CONFIG_SPL_SYS_MALLOC_SIMPLE=y
32CONFIG_SPL_NOR_SUPPORT=y
33# CONFIG_CMD_ELF is not set
34# CONFIG_CMD_XIMG is not set
35# CONFIG_CMD_CRC32 is not set
36# CONFIG_CMD_DM is not set
37CONFIG_CMD_GPIO=y
38# CONFIG_CMD_LOADS is not set
39CONFIG_CMD_MMC=y
40CONFIG_CMD_SPI=y
41CONFIG_CMD_USB=y
developer3f661952020-11-12 16:35:56 +0800[diff] [blame]42CONFIG_CMD_MII=y
43# CONFIG_CMD_MDIO is not set
44CONFIG_CMD_FAT=y
45CONFIG_CMD_FS_GENERIC=y
46# CONFIG_SPL_DOS_PARTITION is not set
47# CONFIG_ISO_PARTITION is not set
48CONFIG_EFI_PARTITION=y
49# CONFIG_SPL_EFI_PARTITION is not set
50CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clocks clock-names interrupt-parent interrupts resets reset-names"
51CONFIG_ENV_IS_IN_SPI_FLASH=y
52CONFIG_SYS_RELOC_GD_ENV_ADDR=y
53CONFIG_NET_RANDOM_ETHADDR=y
54CONFIG_SPL_DM=y
55# CONFIG_SIMPLE_BUS is not set
56# CONFIG_SPL_SIMPLE_BUS is not set
developer3f661952020-11-12 16:35:56 +0800[diff] [blame]57CONFIG_GPIO_HOG=y
58# CONFIG_INPUT is not set
59CONFIG_MMC=y
developer3f661952020-11-12 16:35:56 +0800[diff] [blame]60# CONFIG_MMC_QUIRKS is not set
61# CONFIG_MMC_HW_PARTITIONING is not set
62CONFIG_MMC_MTK=y
63CONFIG_SPI_FLASH_SFDP_SUPPORT=y
64CONFIG_SPI_FLASH_EON=y
65CONFIG_SPI_FLASH_GIGADEVICE=y
66CONFIG_SPI_FLASH_ISSI=y
67CONFIG_SPI_FLASH_MACRONIX=y
68CONFIG_SPI_FLASH_SPANSION=y
69CONFIG_SPI_FLASH_STMICRO=y
70CONFIG_SPI_FLASH_WINBOND=y
71CONFIG_SPI_FLASH_XMC=y
72CONFIG_MT7620_ETH=y
73CONFIG_PHY=y
74CONFIG_MT7620_USB_PHY=y
75CONFIG_SPECIFY_CONSOLE_INDEX=y
76CONFIG_DEBUG_UART_SHIFT=2
77CONFIG_SPI=y
78CONFIG_MT7620_SPI=y
79CONFIG_USB=y
developer3f661952020-11-12 16:35:56 +0800[diff] [blame]80CONFIG_USB_EHCI_HCD=y
81CONFIG_USB_EHCI_GENERIC=y
82CONFIG_LZMA=y
83CONFIG_SPL_LZMA=y