blob: 325ba263403016db60f830cc70a10be21f1a1f1f [file] [log] [blame]
Tim Harvey354a7e32014-06-02 16:13:20 -07001/*
2 * Copyright (C) 2014 Gateworks Corporation
3 * Copyright (C) 2011-2012 Freescale Semiconductor, Inc.
4 *
5 * Author: Tim Harvey <tharvey@gateworks.com>
6 *
7 * SPDX-License-Identifier: GPL-2.0+
8 */
9
10#include <common.h>
11#include <asm/io.h>
12#include <asm/arch/imx-regs.h>
13#include <asm/spl.h>
14#include <spl.h>
15
16#if defined(CONFIG_MX6)
Marcin Niestroj3720f572016-10-21 13:53:54 +020017#define MX6_MMC_PORT_MASK GENMASK(12, 11)
18#define MX6_MMC_PORT_2 BIT(11)
19
Nikita Kiryanov9fba8422014-10-29 19:28:33 +020020/* determine boot device from SRC_SBMR1 (BOOT_CFG[4:1]) or SRC_GPR9 register */
Tim Harvey354a7e32014-06-02 16:13:20 -070021u32 spl_boot_device(void)
22{
23 struct src *psrc = (struct src *)SRC_BASE_ADDR;
Nikita Kiryanov9fba8422014-10-29 19:28:33 +020024 unsigned int gpr10_boot = readl(&psrc->gpr10) & (1 << 28);
25 unsigned reg = gpr10_boot ? readl(&psrc->gpr9) : readl(&psrc->sbmr1);
Stefano Babic587e72e2015-12-11 17:30:42 +010026 unsigned int bmode = readl(&psrc->sbmr2);
Tim Harvey354a7e32014-06-02 16:13:20 -070027
Stefano Babic587e72e2015-12-11 17:30:42 +010028 /*
29 * Check for BMODE if serial downloader is enabled
30 * BOOT_MODE - see IMX6DQRM Table 8-1
31 */
32 if ((((bmode >> 24) & 0x03) == 0x01) || /* Serial Downloader */
33 (gpr10_boot && (reg == 1)))
34 return BOOT_DEVICE_UART;
Tim Harvey354a7e32014-06-02 16:13:20 -070035 /* BOOT_CFG1[7:4] - see IMX6DQRM Table 8-8 */
36 switch ((reg & 0x000000FF) >> 4) {
37 /* EIM: See 8.5.1, Table 8-9 */
38 case 0x0:
39 /* BOOT_CFG1[3]: NOR/OneNAND Selection */
40 if ((reg & 0x00000008) >> 3)
41 return BOOT_DEVICE_ONENAND;
42 else
43 return BOOT_DEVICE_NOR;
44 break;
45 /* SATA: See 8.5.4, Table 8-20 */
46 case 0x2:
47 return BOOT_DEVICE_SATA;
48 /* Serial ROM: See 8.5.5.1, Table 8-22 */
49 case 0x3:
50 /* BOOT_CFG4[2:0] */
51 switch ((reg & 0x07000000) >> 24) {
52 case 0x0 ... 0x4:
53 return BOOT_DEVICE_SPI;
54 case 0x5 ... 0x7:
55 return BOOT_DEVICE_I2C;
56 }
57 break;
58 /* SD/eSD: 8.5.3, Table 8-15 */
59 case 0x4:
60 case 0x5:
Tim Harvey354a7e32014-06-02 16:13:20 -070061 /* MMC/eMMC: 8.5.3 */
62 case 0x6:
63 case 0x7:
Marcin Niestroj3720f572016-10-21 13:53:54 +020064 if ((reg & MX6_MMC_PORT_MASK) == MX6_MMC_PORT_2)
65 return BOOT_DEVICE_MMC2;
Tim Harvey354a7e32014-06-02 16:13:20 -070066 return BOOT_DEVICE_MMC1;
67 /* NAND Flash: 8.5.2 */
68 case 0x8 ... 0xf:
69 return BOOT_DEVICE_NAND;
70 }
71 return BOOT_DEVICE_NONE;
72}
73#endif
74
75#if defined(CONFIG_SPL_MMC_SUPPORT)
76/* called from spl_mmc to see type of boot mode for storage (RAW or FAT) */
Marek Vasut64d64bb2016-05-14 23:42:07 +020077u32 spl_boot_mode(const u32 boot_device)
Tim Harvey354a7e32014-06-02 16:13:20 -070078{
79 switch (spl_boot_device()) {
80 /* for MMC return either RAW or FAT mode */
81 case BOOT_DEVICE_MMC1:
82 case BOOT_DEVICE_MMC2:
Pierre Aubert530c0a42014-12-12 14:38:22 +010083#if defined(CONFIG_SPL_FAT_SUPPORT)
Guillaume GARDET602a16c2014-10-15 17:53:11 +020084 return MMCSD_MODE_FS;
Pierre Aubert530c0a42014-12-12 14:38:22 +010085#elif defined(CONFIG_SUPPORT_EMMC_BOOT)
86 return MMCSD_MODE_EMMCBOOT;
Tim Harvey354a7e32014-06-02 16:13:20 -070087#else
88 return MMCSD_MODE_RAW;
89#endif
90 break;
91 default:
92 puts("spl: ERROR: unsupported device\n");
93 hang();
94 }
95}
96#endif