blob: c87e4147cd26e436704fa9d3fb95f041d140912d [file] [log] [blame]
Haavard Skinnemoenb62a4312007-04-14 17:11:49 +02001/*
2 * Copyright (C) 2006 Atmel Corporation
3 *
4 * Configuration settings for the AVR32 Network Gateway
5 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02006 * SPDX-License-Identifier: GPL-2.0+
Haavard Skinnemoenb62a4312007-04-14 17:11:49 +02007 */
8#ifndef __CONFIG_H
9#define __CONFIG_H
10
Andreas Bießmann94156fa2010-11-04 23:15:30 +000011#include <asm/arch/hardware.h>
Haavard Skinnemoen23f62f12008-05-19 11:36:28 +020012
Andreas Bießmann8a16a192011-04-18 04:12:35 +000013#define CONFIG_AVR32
14#define CONFIG_AT32AP
15#define CONFIG_AT32AP7000
16#define CONFIG_ATNGW100
Haavard Skinnemoenb62a4312007-04-14 17:11:49 +020017
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020018#define CONFIG_SYS_HZ 1000
Haavard Skinnemoenb62a4312007-04-14 17:11:49 +020019
20/*
21 * Set up the PLL to run at 140 MHz, the CPU to run at the PLL
22 * frequency, the HSB and PBB busses to run at 1/2 the PLL frequency
23 * and the PBA bus to run at 1/4 the PLL frequency.
24 */
Andreas Bießmann8a16a192011-04-18 04:12:35 +000025#define CONFIG_PLL
26#define CONFIG_SYS_POWER_MANAGER
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020027#define CONFIG_SYS_OSC0_HZ 20000000
28#define CONFIG_SYS_PLL0_DIV 1
29#define CONFIG_SYS_PLL0_MUL 7
30#define CONFIG_SYS_PLL0_SUPPRESS_CYCLES 16
31#define CONFIG_SYS_CLKDIV_CPU 0
32#define CONFIG_SYS_CLKDIV_HSB 1
33#define CONFIG_SYS_CLKDIV_PBA 2
34#define CONFIG_SYS_CLKDIV_PBB 1
Haavard Skinnemoenb62a4312007-04-14 17:11:49 +020035
Haavard Skinnemoenc6f292f2010-08-12 13:52:54 +070036/* Reserve VM regions for SDRAM and NOR flash */
37#define CONFIG_SYS_NR_VM_REGIONS 2
38
Haavard Skinnemoenb62a4312007-04-14 17:11:49 +020039/*
40 * The PLLOPT register controls the PLL like this:
41 * icp = PLLOPT<2>
42 * ivco = PLLOPT<1:0>
43 *
44 * We want icp=1 (default) and ivco=0 (80-160 MHz) or ivco=2 (150-240MHz).
45 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020046#define CONFIG_SYS_PLL0_OPT 0x04
Haavard Skinnemoenb62a4312007-04-14 17:11:49 +020047
Andreas Bießmann5807e792010-11-04 23:15:31 +000048#define CONFIG_USART_BASE ATMEL_BASE_USART1
49#define CONFIG_USART_ID 1
Haavard Skinnemoenb62a4312007-04-14 17:11:49 +020050/* User serviceable stuff */
Andreas Bießmann8a16a192011-04-18 04:12:35 +000051#define CONFIG_DOS_PARTITION
Haavard Skinnemoenb62a4312007-04-14 17:11:49 +020052
Andreas Bießmann8a16a192011-04-18 04:12:35 +000053#define CONFIG_CMDLINE_TAG
54#define CONFIG_SETUP_MEMORY_TAGS
55#define CONFIG_INITRD_TAG
Haavard Skinnemoenb62a4312007-04-14 17:11:49 +020056
57#define CONFIG_STACKSIZE (2048)
58
59#define CONFIG_BAUDRATE 115200
60#define CONFIG_BOOTARGS \
61 "console=ttyS0 root=/dev/mtdblock1 rootfstype=jffs2"
62#define CONFIG_BOOTCOMMAND \
63 "fsload; bootm"
64
65/*
66 * Only interrupt autoboot if <space> is pressed. Otherwise, garbage
67 * data on the serial line may interrupt the boot sequence.
68 */
69#define CONFIG_BOOTDELAY 1
Andreas Bießmann8a16a192011-04-18 04:12:35 +000070#define CONFIG_AUTOBOOT
71#define CONFIG_AUTOBOOT_KEYED
Wolfgang Denkdd5463b2008-07-16 16:38:59 +020072#define CONFIG_AUTOBOOT_PROMPT \
73 "Press SPACE to abort autoboot in %d seconds\n", bootdelay
Haavard Skinnemoenb62a4312007-04-14 17:11:49 +020074#define CONFIG_AUTOBOOT_DELAY_STR "d"
75#define CONFIG_AUTOBOOT_STOP_STR " "
76
77/*
78 * After booting the board for the first time, new ethernet addresses
79 * should be generated and assigned to the environment variables
80 * "ethaddr" and "eth1addr". This is normally done during production.
81 */
Andreas Bießmann8a16a192011-04-18 04:12:35 +000082#define CONFIG_OVERWRITE_ETHADDR_ONCE
Haavard Skinnemoenb62a4312007-04-14 17:11:49 +020083
84/*
85 * BOOTP/DHCP options
86 */
87#define CONFIG_BOOTP_SUBNETMASK
88#define CONFIG_BOOTP_GATEWAY
89
Haavard Skinnemoenb62a4312007-04-14 17:11:49 +020090/*
91 * Command line configuration.
92 */
93#include <config_cmd_default.h>
94
95#define CONFIG_CMD_ASKENV
96#define CONFIG_CMD_DHCP
97#define CONFIG_CMD_EXT2
98#define CONFIG_CMD_FAT
99#define CONFIG_CMD_JFFS2
100#define CONFIG_CMD_MMC
Haavard Skinnemoen14682842008-06-20 10:41:05 +0200101#define CONFIG_CMD_SF
102#define CONFIG_CMD_SPI
David Brownell6ce352c2008-02-22 12:54:39 -0800103
Haavard Skinnemoenb62a4312007-04-14 17:11:49 +0200104#undef CONFIG_CMD_FPGA
105#undef CONFIG_CMD_SETGETDCR
Wolfgang Denk85c25df2009-04-01 23:34:12 +0200106#undef CONFIG_CMD_SOURCE
David Brownell6ce352c2008-02-22 12:54:39 -0800107#undef CONFIG_CMD_XIMG
Haavard Skinnemoenb62a4312007-04-14 17:11:49 +0200108
Andreas Bießmann8a16a192011-04-18 04:12:35 +0000109#define CONFIG_ATMEL_USART
110#define CONFIG_MACB
111#define CONFIG_PORTMUX_PIO
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200112#define CONFIG_SYS_NR_PIOS 5
Andreas Bießmann8a16a192011-04-18 04:12:35 +0000113#define CONFIG_SYS_HSDRAMC
114#define CONFIG_MMC
Sven Schnelle8aa96822011-10-21 14:49:25 +0200115#define CONFIG_GENERIC_ATMEL_MCI
116#define CONFIG_GENERIC_MMC
Andreas Bießmann8a16a192011-04-18 04:12:35 +0000117#define CONFIG_ATMEL_SPI
Haavard Skinnemoen14682842008-06-20 10:41:05 +0200118
Andreas Bießmann8a16a192011-04-18 04:12:35 +0000119#define CONFIG_SPI_FLASH
120#define CONFIG_SPI_FLASH_ATMEL
Haavard Skinnemoenb62a4312007-04-14 17:11:49 +0200121
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200122#define CONFIG_SYS_DCACHE_LINESZ 32
123#define CONFIG_SYS_ICACHE_LINESZ 32
Haavard Skinnemoenb62a4312007-04-14 17:11:49 +0200124
125#define CONFIG_NR_DRAM_BANKS 1
126
Andreas Bießmann8a16a192011-04-18 04:12:35 +0000127#define CONFIG_SYS_FLASH_CFI
128#define CONFIG_FLASH_CFI_DRIVER
Haavard Skinnemoenb62a4312007-04-14 17:11:49 +0200129
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200130#define CONFIG_SYS_FLASH_BASE 0x00000000
131#define CONFIG_SYS_FLASH_SIZE 0x800000
132#define CONFIG_SYS_MAX_FLASH_BANKS 1
133#define CONFIG_SYS_MAX_FLASH_SECT 135
Haavard Skinnemoenb62a4312007-04-14 17:11:49 +0200134
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200135#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
Andreas Bießmannf2c6d392011-04-18 04:12:43 +0000136#define CONFIG_SYS_TEXT_BASE 0x00000000
Haavard Skinnemoenb62a4312007-04-14 17:11:49 +0200137
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200138#define CONFIG_SYS_INTRAM_BASE INTERNAL_SRAM_BASE
139#define CONFIG_SYS_INTRAM_SIZE INTERNAL_SRAM_SIZE
140#define CONFIG_SYS_SDRAM_BASE EBI_SDRAM_BASE
Haavard Skinnemoenb62a4312007-04-14 17:11:49 +0200141
Andreas Bießmann8a16a192011-04-18 04:12:35 +0000142#define CONFIG_ENV_IS_IN_FLASH
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200143#define CONFIG_ENV_SIZE 65536
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200144#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_SYS_FLASH_SIZE - CONFIG_ENV_SIZE)
Haavard Skinnemoenb62a4312007-04-14 17:11:49 +0200145
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200146#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INTRAM_BASE + CONFIG_SYS_INTRAM_SIZE)
Haavard Skinnemoenb62a4312007-04-14 17:11:49 +0200147
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200148#define CONFIG_SYS_MALLOC_LEN (256*1024)
149#define CONFIG_SYS_DMA_ALLOC_LEN (16384)
Haavard Skinnemoenb62a4312007-04-14 17:11:49 +0200150
151/* Allow 4MB for the kernel run-time image */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200152#define CONFIG_SYS_LOAD_ADDR (EBI_SDRAM_BASE + 0x00400000)
153#define CONFIG_SYS_BOOTPARAMS_LEN (16 * 1024)
Haavard Skinnemoenb62a4312007-04-14 17:11:49 +0200154
155/* Other configuration settings that shouldn't have to change all that often */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200156#define CONFIG_SYS_PROMPT "U-Boot> "
157#define CONFIG_SYS_CBSIZE 256
158#define CONFIG_SYS_MAXARGS 16
159#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
Andreas Bießmann8a16a192011-04-18 04:12:35 +0000160#define CONFIG_SYS_LONGHELP
Haavard Skinnemoenb62a4312007-04-14 17:11:49 +0200161
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200162#define CONFIG_SYS_MEMTEST_START EBI_SDRAM_BASE
163#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x1f00000)
Haavard Skinnemoen6f08daf2007-11-22 16:51:39 +0100164
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200165#define CONFIG_SYS_BAUDRATE_TABLE { 115200, 38400, 19200, 9600, 2400 }
Haavard Skinnemoenb62a4312007-04-14 17:11:49 +0200166
167#endif /* __CONFIG_H */