Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / b7f9c3e294fcb26ede3a86fcb9401b856894d93e / . / include / configs / tegra-common-post.h
blob: ab4136ab1389476428598229f024f38824b65a79 [file] [log] [blame]
Stephen Warrende17c292012-05-16 06:21:00 +0000[diff] [blame]1/*
2 * (C) Copyright 2010-2012
3 * NVIDIA Corporation <www.nvidia.com>
4 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +0200[diff] [blame]5 * SPDX-License-Identifier: GPL-2.0+
Stephen Warrende17c292012-05-16 06:21:00 +0000[diff] [blame]6 */
7
Tom Warren22562a42012-09-04 17:00:24 -0700[diff] [blame]8#ifndef __TEGRA_COMMON_POST_H
9#define __TEGRA_COMMON_POST_H
Stephen Warrende17c292012-05-16 06:21:00 +0000[diff] [blame]10
Stephen Warren9d84fff2015-09-04 22:03:48 -0600[diff] [blame]11/*
12 * Size of malloc() pool
13 */
14#ifdef CONFIG_USB_FUNCTION_DFU
Stephen Warren8dc8f332015-09-04 22:03:49 -0600[diff] [blame]15#define CONFIG_SYS_MALLOC_LEN (SZ_4M + \
16 CONFIG_SYS_DFU_DATA_BUF_SIZE + \
17 CONFIG_SYS_DFU_MAX_FILE_SIZE)
Stephen Warren9d84fff2015-09-04 22:03:48 -0600[diff] [blame]18#else
19#define CONFIG_SYS_MALLOC_LEN (4 << 20) /* 4MB */
20#endif
21
Stephen Warren9d84fff2015-09-04 22:03:48 -0600[diff] [blame]22#define CONFIG_SYS_NONCACHED_MEMORY (1 << 20) /* 1 MiB */
Stephen Warren9d84fff2015-09-04 22:03:48 -0600[diff] [blame]23
Stephen Warren5c30d752014-07-30 16:37:15 -0600[diff] [blame]24#ifndef CONFIG_SPL_BUILD
25#define BOOT_TARGET_DEVICES(func) \
26 func(MMC, mmc, 1) \
27 func(MMC, mmc, 0) \
28 func(USB, usb, 0) \
29 func(PXE, pxe, na) \
30 func(DHCP, dhcp, na)
31#include <config_distro_bootcmd.h>
Stephen Warrende17c292012-05-16 06:21:00 +0000[diff] [blame]32#else
Stephen Warren5c30d752014-07-30 16:37:15 -0600[diff] [blame]33#define BOOTENV
Stephen Warrende17c292012-05-16 06:21:00 +0000[diff] [blame]34#endif
35
Allen Martin50df8702012-10-24 08:32:05 +0000[diff] [blame]36#ifdef CONFIG_TEGRA_KEYBOARD
37#define STDIN_KBD_KBC ",tegra-kbc"
38#else
39#define STDIN_KBD_KBC ""
40#endif
41
42#ifdef CONFIG_USB_KEYBOARD
43#define STDIN_KBD_USB ",usbkbd"
44#define CONFIG_SYS_USB_EVENT_POLL
45#define CONFIG_PREBOOT "usb start"
46#else
47#define STDIN_KBD_USB ""
48#endif
49
Simon Glassea797e52015-04-14 21:03:31 -0600[diff] [blame]50#ifdef CONFIG_LCD
Stephen Warren3f264792013-01-22 06:20:07 +0000[diff] [blame]51#define STDOUT_LCD ",lcd"
52#else
53#define STDOUT_LCD ""
54#endif
55
Simon Glass3e2b2d92016-01-30 16:37:49 -0700[diff] [blame]56#ifdef CONFIG_DM_VIDEO
57#define STDOUT_VIDEO ",vidconsole"
58#else
59#define STDOUT_VIDEO ""
60#endif
61
Simon Glass576e45c2015-06-05 14:39:32 -0600[diff] [blame]62#ifdef CONFIG_CROS_EC_KEYB
63#define STDOUT_CROS_EC ",cros-ec-keyb"
64#else
65#define STDOUT_CROS_EC ""
66#endif
67
Allen Martin50df8702012-10-24 08:32:05 +0000[diff] [blame]68#define TEGRA_DEVICE_SETTINGS \
Simon Glass576e45c2015-06-05 14:39:32 -0600[diff] [blame]69 "stdin=serial" STDIN_KBD_KBC STDIN_KBD_USB STDOUT_CROS_EC "\0" \
Simon Glass3e2b2d92016-01-30 16:37:49 -0700[diff] [blame]70 "stdout=serial" STDOUT_LCD STDOUT_VIDEO "\0" \
71 "stderr=serial" STDOUT_LCD STDOUT_VIDEO "\0" \
Stephen Warren3f264792013-01-22 06:20:07 +0000[diff] [blame]72 ""
Allen Martin50df8702012-10-24 08:32:05 +0000[diff] [blame]73
Stephen Warren26b02f12014-01-23 13:17:01 -0700[diff] [blame]74#ifndef BOARD_EXTRA_ENV_SETTINGS
75#define BOARD_EXTRA_ENV_SETTINGS
76#endif
77
Stephen Warrenf61f1292015-04-01 15:40:53 -0600[diff] [blame]78#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
79
Simon Glass4a9dd322015-06-05 14:39:44 -0600[diff] [blame]80#ifndef CONFIG_CHROMEOS_EXTRA_ENV_SETTINGS
81#define CONFIG_CHROMEOS_EXTRA_ENV_SETTINGS
82#endif
83
Tom Warrenab0cc6b2015-03-04 16:36:00 -0700[diff] [blame]84#ifdef CONFIG_ARM64
85#define FDT_HIGH "ffffffffffffffff"
86#define INITRD_HIGH "ffffffffffffffff"
87#else
88#define FDT_HIGH "ffffffff"
89#define INITRD_HIGH "ffffffff"
90#endif
91
Stephen Warrende17c292012-05-16 06:21:00 +0000[diff] [blame]92#define CONFIG_EXTRA_ENV_SETTINGS \
Tom Warren22562a42012-09-04 17:00:24 -0700[diff] [blame]93 TEGRA_DEVICE_SETTINGS \
Stephen Warren35305102012-10-02 09:26:51 +0000[diff] [blame]94 MEM_LAYOUT_ENV_SETTINGS \
Tom Warrenab0cc6b2015-03-04 16:36:00 -0700[diff] [blame]95 "fdt_high=" FDT_HIGH "\0" \
96 "initrd_high=" INITRD_HIGH "\0" \
Stephen Warren5c30d752014-07-30 16:37:15 -0600[diff] [blame]97 BOOTENV \
Simon Glass4a9dd322015-06-05 14:39:44 -0600[diff] [blame]98 BOARD_EXTRA_ENV_SETTINGS \
99 CONFIG_CHROMEOS_EXTRA_ENV_SETTINGS
Stephen Warrende17c292012-05-16 06:21:00 +0000[diff] [blame]100
Allen Martin21f5b932013-03-16 18:58:13 +0000[diff] [blame]101#if defined(CONFIG_TEGRA20_SFLASH) || defined(CONFIG_TEGRA20_SLINK) || defined(CONFIG_TEGRA114_SPI)
Simon Glass1121b1b2014-10-13 23:42:13 -0600[diff] [blame]102#define CONFIG_TEGRA_SPI
Allen Martinb98691c2013-03-16 18:58:07 +0000[diff] [blame]103#endif
104
Allen Martinc9c98462012-08-31 08:30:12 +0000[diff] [blame]105/* overrides for SPL build here */
106#ifdef CONFIG_SPL_BUILD
107
Axel Lin53e512a2013-05-21 13:45:18 +0000[diff] [blame]108#define CONFIG_SKIP_LOWLEVEL_INIT
109
Allen Martinc9c98462012-08-31 08:30:12 +0000[diff] [blame]110/* remove I2C support */
Simon Glass026fefb2012-10-30 07:28:53 +0000[diff] [blame]111#ifdef CONFIG_SYS_I2C_TEGRA
112#undef CONFIG_SYS_I2C_TEGRA
Allen Martinc9c98462012-08-31 08:30:12 +0000[diff] [blame]113#endif
114#ifdef CONFIG_CMD_I2C
Allen Martinc9c98462012-08-31 08:30:12 +0000[diff] [blame]115#endif
116
Allen Martinc9c98462012-08-31 08:30:12 +0000[diff] [blame]117/* remove partitions/filesystems */
Stephen Warren480860c2012-11-05 13:22:00 +0000[diff] [blame]118#ifdef CONFIG_FS_EXT4
119#undef CONFIG_FS_EXT4
120#endif
121#ifdef CONFIG_FS_FAT
122#undef CONFIG_FS_FAT
123#endif
Allen Martinc9c98462012-08-31 08:30:12 +0000[diff] [blame]124
125/* remove USB */
126#ifdef CONFIG_USB_EHCI
127#undef CONFIG_USB_EHCI
128#endif
129#ifdef CONFIG_USB_EHCI_TEGRA
130#undef CONFIG_USB_EHCI_TEGRA
131#endif
Allen Martinc9c98462012-08-31 08:30:12 +0000[diff] [blame]132#ifdef CONFIG_CMD_USB
Allen Martinc9c98462012-08-31 08:30:12 +0000[diff] [blame]133#endif
134
135#endif /* CONFIG_SPL_BUILD */
136
Tom Warren22562a42012-09-04 17:00:24 -0700[diff] [blame]137#endif /* __TEGRA_COMMON_POST_H */