Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / b736b3d2b36137d7590465d3314c70e8a2a5b729 / . / configs / ls1043aqds_lpuart_defconfig
blob: 5517081c633326601caab9deb519355979209130 [file] [log] [blame]
Wenbin Song7e6b49e2016-01-21 17:14:55 +0800[diff] [blame]1CONFIG_ARM=y
Peng Fanc8a61c02022-04-13 17:47:20 +0800[diff] [blame]2CONFIG_COUNTER_FREQUENCY=25000000
Wenbin Song7e6b49e2016-01-21 17:14:55 +0800[diff] [blame]3CONFIG_TARGET_LS1043AQDS=y
Simon Glass72cc5382022-10-20 18:22:39 -0600[diff] [blame]4CONFIG_TEXT_BASE=0x60100000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]5CONFIG_SYS_MALLOC_LEN=0x120000
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]6CONFIG_NR_DRAM_BANKS=2
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]7CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
8CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x1000fff0
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]9CONFIG_ENV_SIZE=0x20000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]10CONFIG_ENV_SECT_SIZE=0x20000
Tom Rini1a195882021-08-18 23:12:33 -0400[diff] [blame]11CONFIG_SYS_I2C_MXC_I2C1=y
12CONFIG_SYS_I2C_MXC_I2C2=y
13CONFIG_SYS_I2C_MXC_I2C3=y
14CONFIG_SYS_I2C_MXC_I2C4=y
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]15CONFIG_DM_GPIO=y
Tom Rini84610272020-07-28 08:46:52 -0400[diff] [blame]16CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1043a-qds-lpuart"
Tom Rini9d291f42022-06-20 08:07:44 -0400[diff] [blame]17CONFIG_FSL_LS_PPA=y
18CONFIG_ENV_ADDR=0x60300000
19CONFIG_AHCI=y
20CONFIG_LAYERSCAPE_NS_ACCESS=y
Tom Rini7485ebf62022-06-20 08:07:45 -0400[diff] [blame]21CONFIG_PCIE1=y
22CONFIG_PCIE2=y
23CONFIG_PCIE3=y
Tom Rini2c082ab2021-07-26 21:10:37 -0400[diff] [blame]24CONFIG_FSL_USE_PCA9547_MUX=y
Tom Rini89cdcab2021-12-12 22:12:31 -0500[diff] [blame]25CONFIG_VID=y
26CONFIG_VID_FLS_ENV="ls1043aqds_vdd_mv"
27CONFIG_VOL_MONITOR_INA220=y
28CONFIG_VOL_MONITOR_IR36021_SET=y
Tom Rinie24547a2022-03-30 18:07:32 -0400[diff] [blame]29CONFIG_FSL_QIXIS=y
30# CONFIG_QIXIS_I2C_ACCESS is not set
Tom Rini76fbc6f2022-04-01 10:33:18 -0400[diff] [blame]31CONFIG_SYS_MEMTEST_START=0x80000000
32CONFIG_SYS_MEMTEST_END=0x9fffffff
Alper Nebi Yasak2beb0f42022-01-29 18:25:30 +0300[diff] [blame]33CONFIG_REMAKE_ELF=y
Tom Rini5ca768d2022-01-24 21:08:41 +0000[diff] [blame]34CONFIG_MP=y
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]35CONFIG_FIT_VERBOSE=y
36CONFIG_OF_BOARD_SETUP=y
Tom Rini8c70baa2021-12-14 13:36:40 -0500[diff] [blame]37CONFIG_DYNAMIC_SYS_CLK_FREQ=y
Tom Riniadb7a192023-03-27 13:39:17 -0400[diff] [blame]38CONFIG_DISTRO_DEFAULTS=y
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]39CONFIG_BOOTDELAY=10
Sam Protsenkobd7bffe2017-08-14 20:22:17 +0300[diff] [blame]40CONFIG_USE_BOOTARGS=y
41CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 mtdparts=60000000.nor:2m@0x100000(nor_bank0_uboot),40m@0x1100000(nor_bank0_fit),7m(nor_bank0_user),2m@0x4100000(nor_bank4_uboot),40m@0x5100000(nor_bank4_fit),-(nor_bank4_user);7e800000.flash:1m(nand_uboot),1m(nand_uboot_env),20m(nand_fit);spi0.0:1m(uboot),5m(kernel),1m(dtb),9m(file_system)"
Tom Rini732aa4a2018-02-10 16:54:38 -0500[diff] [blame]42# CONFIG_USE_BOOTCOMMAND is not set
Tom Rinif05f9d82022-04-13 09:14:57 -0400[diff] [blame]43CONFIG_ARCH_MISC_INIT=y
Adam Ford10541762018-07-29 13:13:29 -0500[diff] [blame]44CONFIG_MISC_INIT_R=y
Tom Riniba5c2b02022-05-11 16:21:06 -0400[diff] [blame]45CONFIG_SYS_MAXARGS=64
Tom Rinicbfa1392022-05-11 17:38:09 -0400[diff] [blame]46CONFIG_SYS_PBSIZE=532
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]47CONFIG_CMD_BOOTZ=y
Tuomas Tynkkynen28d56bd2017-10-08 21:48:01 +0300[diff] [blame]48CONFIG_CMD_IMLS=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]49CONFIG_CMD_GREPENV=y
Tom Rinifaed5672021-08-17 17:59:45 -0400[diff] [blame]50CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]51CONFIG_CMD_MEMINFO=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]52CONFIG_CMD_MEMTEST=y
Biwen Li007c48e2021-02-05 19:02:10 +0800[diff] [blame]53CONFIG_CMD_GPIO=y
Tom Rini3c0d7a22021-02-15 13:34:30 -0500[diff] [blame]54CONFIG_CMD_GPT=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]55CONFIG_CMD_I2C=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]56CONFIG_CMD_MMC=y
Tom Rini00448d22017-07-28 21:31:42 -0400[diff] [blame]57CONFIG_CMD_NAND=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]58CONFIG_CMD_USB=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]59CONFIG_CMD_CACHE=y
Tom Rini5ad8e112017-10-22 17:55:07 -0400[diff] [blame]60CONFIG_MTDPARTS_DEFAULT="mtdparts=60000000.nor:2m@0x100000(nor_bank0_uboot),40m@0x1100000(nor_bank0_fit),7m(nor_bank0_user),2m@0x4100000(nor_bank4_uboot),40m@0x5100000(nor_bank4_fit),-(nor_bank4_user);7e800000.flash:1m(nand_uboot),1m(nand_uboot_env),20m(nand_fit);spi0.0:1m(uboot),5m(kernel),1m(dtb),9m(file_system)"
Wenbin Song7e6b49e2016-01-21 17:14:55 +0800[diff] [blame]61CONFIG_OF_CONTROL=y
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]62CONFIG_ENV_OVERWRITE=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]63CONFIG_ENV_IS_IN_FLASH=y
Simon Glass701ef062022-01-31 07:49:33 -0700[diff] [blame]64CONFIG_SATA=y
Peng Ma42c0d172019-01-30 19:13:32 +0800[diff] [blame]65CONFIG_SATA_CEVA=y
Tom Rinia5c4d402017-03-01 16:51:58 -0500[diff] [blame]66CONFIG_FSL_CAAM=y
Tom Rinif7246c22021-08-21 13:50:17 -0400[diff] [blame]67CONFIG_DYNAMIC_DDR_CLK_FREQ=y
Tom Rini468c2d52021-08-21 13:50:18 -0400[diff] [blame]68CONFIG_DDR_ECC=y
69CONFIG_ECC_INIT_VIA_DDRCONTROLLER=y
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]70CONFIG_MPC8XXX_GPIO=y
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]71CONFIG_DM_I2C=y
Tom Rini52b2e262021-08-18 23:12:24 -0400[diff] [blame]72CONFIG_SPL_SYS_I2C_LEGACY=y
Tom Rinib1b13072021-08-18 23:12:37 -0400[diff] [blame]73CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
Tom Rinifaed5672021-08-17 17:59:45 -0400[diff] [blame]74CONFIG_SYS_I2C_EEPROM_ADDR=0x57
Mario Six41d7d972018-03-28 14:38:19 +0200[diff] [blame]75CONFIG_FSL_ESDHC=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]76CONFIG_MTD=y
Masahiro Yamada8cea9b52017-02-11 22:43:54 +0900[diff] [blame]77CONFIG_MTD_NOR_FLASH=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]78CONFIG_FLASH_CFI_DRIVER=y
Tom Rini18b76772022-02-25 11:19:52 -0500[diff] [blame]79CONFIG_CFI_FLASH_USE_WEAK_ACCESSORS=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]80CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
Tom Rini302bd672022-07-23 13:04:55 -0400[diff] [blame]81CONFIG_SYS_FLASH_EMPTY_INFO=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]82CONFIG_SYS_FLASH_CFI=y
Tom Rini2e35d822022-07-23 13:05:05 -0400[diff] [blame]83CONFIG_SYS_FLASH_QUIET_TEST=y
Tom Rinid38112c2022-07-23 13:05:04 -0400[diff] [blame]84CONFIG_SYS_MAX_FLASH_SECT=1024
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]85CONFIG_MTD_RAW_NAND=y
Tom Rinia73788c2021-09-22 14:50:37 -0400[diff] [blame]86CONFIG_NAND_FSL_IFC=y
Tom Rinifdae0072021-09-22 14:50:34 -0400[diff] [blame]87CONFIG_SYS_NAND_ONFI_DETECTION=y
Patrick Delaunay0df81042019-02-27 15:20:36 +0100[diff] [blame]88CONFIG_SF_DEFAULT_BUS=1
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]89CONFIG_SPI_FLASH_EON=y
90CONFIG_SPI_FLASH_STMICRO=y
91CONFIG_SPI_FLASH_SST=y
Alexandru Gagniucd83e98c2017-08-01 17:19:59 -0700[diff] [blame]92CONFIG_PHYLIB=y
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]93CONFIG_PHYLIB_10G=y
94CONFIG_PHY_REALTEK=y
95CONFIG_PHY_VITESSE=y
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]96CONFIG_E1000=y
Mark Kettenisf8463d62022-01-22 20:38:11 +0100[diff] [blame]97CONFIG_NVME_PCI=y
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]98CONFIG_PCI=y
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]99CONFIG_DM_PCI_COMPAT=y
Hou Zhiqiang02f1f062020-07-09 23:31:42 +0800[diff] [blame]100CONFIG_PCIE_LAYERSCAPE_RC=y
Peng Ma42c0d172019-01-30 19:13:32 +0800[diff] [blame]101CONFIG_DM_SCSI=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]102CONFIG_DM_SERIAL=y
Wenbin Song7e6b49e2016-01-21 17:14:55 +0800[diff] [blame]103CONFIG_FSL_LPUART=y
Tom Rini037415a2022-03-23 17:20:00 -0400[diff] [blame]104CONFIG_LPUART=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]105CONFIG_SPI=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]106CONFIG_DM_SPI=y
Masahiro Yamada58d00232016-06-04 07:35:03 +0900[diff] [blame]107CONFIG_USB=y
108CONFIG_USB_XHCI_HCD=y
Masahiro Yamadad3b72ca2016-06-04 07:35:04 +0900[diff] [blame]109CONFIG_USB_XHCI_DWC3=y