blob: c44da1c19e57a353ce0db12523e1e13bdf606f4f [file] [log] [blame]
Wu, Josh3f338c12013-04-16 23:42:44 +00001/*
2 * (C) Copyright 2013 Atmel Corporation.
3 * Josh Wu <josh.wu@atmel.com>
4 *
5 * Configuation settings for the AT91SAM9N12-EK boards.
6 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02007 * SPDX-License-Identifier: GPL-2.0+
Wu, Josh3f338c12013-04-16 23:42:44 +00008 */
9
10#ifndef __AT91SAM9N12_CONFIG_H_
11#define __AT91SAM9N12_CONFIG_H_
12
13/*
14 * SoC must be defined first, before hardware.h is included.
15 * In this case SoC is defined in boards.cfg.
16 */
17#include <asm/hardware.h>
18
19#define CONFIG_SYS_TEXT_BASE 0x26f00000
20
Wu, Josh3f338c12013-04-16 23:42:44 +000021/* ARM asynchronous clock */
22#define CONFIG_SYS_AT91_SLOW_CLOCK 32768 /* slow clock xtal */
23#define CONFIG_SYS_AT91_MAIN_CLOCK 16000000 /* main clock xtal */
Wu, Josh3f338c12013-04-16 23:42:44 +000024
25/* Misc CPU related */
26#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
27#define CONFIG_SETUP_MEMORY_TAGS
28#define CONFIG_INITRD_TAG
29#define CONFIG_SKIP_LOWLEVEL_INIT
30#define CONFIG_BOARD_EARLY_INIT_F
31#define CONFIG_DISPLAY_CPUINFO
32
33#define CONFIG_OF_LIBFDT
Wu, Josha024bb92014-09-02 18:13:23 +080034#define CONFIG_SYS_GENERIC_BOARD
Wu, Josh3f338c12013-04-16 23:42:44 +000035
36/* general purpose I/O */
37#define CONFIG_AT91_GPIO
38
39/* serial console */
40#define CONFIG_ATMEL_USART
41#define CONFIG_USART_BASE ATMEL_BASE_DBGU
42#define CONFIG_USART_ID ATMEL_ID_SYS
43#define CONFIG_BAUDRATE 115200
44
45/* LCD */
46#define CONFIG_LCD
47#define LCD_BPP LCD_COLOR16
48#define LCD_OUTPUT_BPP 24
49#define CONFIG_LCD_LOGO
50#define CONFIG_LCD_INFO
51#define CONFIG_LCD_INFO_BELOW_LOGO
52#define CONFIG_SYS_WHITE_ON_BLACK
53#define CONFIG_ATMEL_HLCD
54#define CONFIG_ATMEL_LCD_RGB565
55#define CONFIG_SYS_CONSOLE_IS_IN_ENV
56
57#define CONFIG_BOOTDELAY 3
58
59/*
60 * BOOTP options
61 */
62#define CONFIG_BOOTP_BOOTFILESIZE
63#define CONFIG_BOOTP_BOOTPATH
64#define CONFIG_BOOTP_GATEWAY
65#define CONFIG_BOOTP_HOSTNAME
66
67/* NOR flash - no real flash on this board */
68#define CONFIG_SYS_NO_FLASH
69
70/*
71 * Command line configuration.
72 */
73#include <config_cmd_default.h>
74#undef CONFIG_CMD_FPGA
75
76#define CONFIG_CMD_BOOTZ
77#define CONFIG_CMD_PING
78#define CONFIG_CMD_DHCP
79#define CONFIG_CMD_NAND
80#define CONFIG_CMD_SF
81#define CONFIG_CMD_MMC
82#define CONFIG_CMD_FAT
Bo Shen8ed87832013-10-21 16:13:59 +080083#define CONFIG_CMD_USB
Wu, Josh3f338c12013-04-16 23:42:44 +000084
85#define CONFIG_NR_DRAM_BANKS 1
86#define CONFIG_SYS_SDRAM_BASE 0x20000000
87#define CONFIG_SYS_SDRAM_SIZE 0x08000000
88
89/*
90 * Initial stack pointer: 4k - GENERATED_GBL_DATA_SIZE in internal SRAM,
91 * leaving the correct space for initial global data structure above
92 * that address while providing maximum stack area below.
93 */
94# define CONFIG_SYS_INIT_SP_ADDR \
95 (ATMEL_BASE_SRAM + 0x1000 - GENERATED_GBL_DATA_SIZE)
96
97/* DataFlash */
98#ifdef CONFIG_CMD_SF
99#define CONFIG_ATMEL_SPI
100#define CONFIG_SPI_FLASH
101#define CONFIG_SPI_FLASH_ATMEL
102#define CONFIG_SF_DEFAULT_SPEED 30000000
103#define CONFIG_ENV_SPI_MODE SPI_MODE_3
104#define CONFIG_SF_DEFAULT_MODE SPI_MODE_3
105#endif
106
107/* NAND flash */
108#ifdef CONFIG_CMD_NAND
109#define CONFIG_NAND_ATMEL
110#define CONFIG_SYS_MAX_NAND_DEVICE 1
111#define CONFIG_SYS_NAND_BASE 0x40000000
112#define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
113#define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
Andreas Bießmanna4c24d32013-11-29 12:13:45 +0100114#define CONFIG_SYS_NAND_ENABLE_PIN GPIO_PIN_PD(4)
115#define CONFIG_SYS_NAND_READY_PIN GPIO_PIN_PD(5)
Wu, Josh3f338c12013-04-16 23:42:44 +0000116
117/* PMECC & PMERRLOC */
118#define CONFIG_ATMEL_NAND_HWECC
119#define CONFIG_ATMEL_NAND_HW_PMECC
120#define CONFIG_PMECC_CAP 2
121#define CONFIG_PMECC_SECTOR_SIZE 512
122#define CONFIG_PMECC_INDEX_TABLE_OFFSET 0x8000
Bo Shen591ef582013-06-26 10:48:53 +0800123
124#define CONFIG_CMD_NAND_TRIMFFS
125
Wu, Josh3f338c12013-04-16 23:42:44 +0000126#endif
127
128#define CONFIG_MTD_PARTITIONS
129#define CONFIG_MTD_DEVICE
130#define CONFIG_CMD_MTDPARTS
131#define MTDIDS_DEFAULT "nand0=atmel_nand"
132#define MTDPARTS_DEFAULT \
133 "mtdparts=atmel_nand:256k(bootstrap)ro,512k(uboot)ro," \
134 "256k(env),256k(env_redundant),256k(spare)," \
135 "512k(dtb),6M(kernel)ro,-(rootfs)"
136
137#define CONFIG_EXTRA_ENV_SETTINGS \
138 "console=console=ttyS0,115200\0" \
139 "mtdparts="MTDPARTS_DEFAULT"\0" \
140 "bootargs_nand=rootfstype=ubifs ubi.mtd=7 root=ubi0:rootfs rw\0"\
141 "bootargs_mmc=root=/dev/mmcblk0p2 rw rootfstype=ext4 rootwait\0"
142
143/* MMC */
144#ifdef CONFIG_CMD_MMC
145#define CONFIG_MMC
146#define CONFIG_GENERIC_MMC
147#define CONFIG_GENERIC_ATMEL_MCI
148#endif
149
150/* FAT */
151#ifdef CONFIG_CMD_FAT
152#define CONFIG_DOS_PARTITION
153#endif
154
Bo Shend2c26122013-04-24 10:46:18 +0800155/* Ethernet */
156#define CONFIG_KS8851_MLL
157#define CONFIG_KS8851_MLL_BASEADDR 0x30000000 /* use NCS2 */
158
Wu, Josh3f338c12013-04-16 23:42:44 +0000159#define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */
160
161#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
162#define CONFIG_SYS_MEMTEST_END 0x26e00000
163
Bo Shen8ed87832013-10-21 16:13:59 +0800164/* USB host */
165#ifdef CONFIG_CMD_USB
166#define CONFIG_USB_ATMEL
Bo Shen4a985df2013-10-21 16:14:00 +0800167#define CONFIG_USB_ATMEL_CLK_SEL_PLLB
Bo Shen8ed87832013-10-21 16:13:59 +0800168#define CONFIG_USB_OHCI_NEW
169#define CONFIG_SYS_USB_OHCI_CPU_INIT
170#define CONFIG_SYS_USB_OHCI_REGS_BASE ATMEL_BASE_OHCI
171#define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9n12"
172#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 1
173#define CONFIG_USB_STORAGE
174#endif
175
Wu, Josh3f338c12013-04-16 23:42:44 +0000176#ifdef CONFIG_SYS_USE_SPIFLASH
177
178/* bootstrap + u-boot + env + linux in dataflash on CS0 */
179#define CONFIG_ENV_IS_IN_SPI_FLASH
180#define CONFIG_ENV_OFFSET 0x5000
181#define CONFIG_ENV_SIZE 0x3000
182#define CONFIG_ENV_SECT_SIZE 0x1000
183#define CONFIG_BOOTCOMMAND \
184 "setenv bootargs ${console} ${mtdparts} ${bootargs_nand};" \
185 "sf probe 0; sf read 0x22000000 0x100000 0x300000; " \
186 "bootm 0x22000000"
187
188#elif defined(CONFIG_SYS_USE_NANDFLASH)
189
190/* bootstrap + u-boot + env + linux in nandflash */
191#define CONFIG_ENV_IS_IN_NAND
192#define CONFIG_ENV_OFFSET 0xc0000
193#define CONFIG_ENV_OFFSET_REDUND 0x100000
194#define CONFIG_ENV_SIZE 0x20000 /* 1 sector = 128 kB */
195#define CONFIG_BOOTCOMMAND \
196 "setenv bootargs ${console} ${mtdparts} ${bootargs_nand};" \
197 "nand read 0x21000000 0x180000 0x080000;" \
198 "nand read 0x22000000 0x200000 0x400000;" \
199 "bootm 0x22000000 - 0x21000000"
200
201#else /* CONFIG_SYS_USE_MMC */
202
203/* bootstrap + u-boot + env + linux in mmc */
Wu, Josh32abdfe2015-03-24 17:07:22 +0800204
205#ifdef CONFIG_ENV_IS_IN_MMC
206/* Use raw reserved sectors to save environment */
Wu, Josh3f338c12013-04-16 23:42:44 +0000207#define CONFIG_ENV_OFFSET 0x2000
208#define CONFIG_ENV_SIZE 0x1000
209#define CONFIG_SYS_MMC_ENV_DEV 0
Wu, Josh32abdfe2015-03-24 17:07:22 +0800210#else
211/* Use file in FAT file to save environment */
212#define CONFIG_ENV_IS_IN_FAT
213#define CONFIG_FAT_WRITE
214#define FAT_ENV_INTERFACE "mmc"
215#define FAT_ENV_FILE "uboot.env"
216#define FAT_ENV_DEVICE_AND_PART "0"
217#define CONFIG_ENV_SIZE 0x4000
218#endif
219
Wu, Josh3f338c12013-04-16 23:42:44 +0000220#define CONFIG_BOOTCOMMAND \
221 "setenv bootargs ${console} ${mtdparts} ${bootargs_mmc};" \
222 "fatload mmc 0:1 0x21000000 dtb;" \
223 "fatload mmc 0:1 0x22000000 uImage;" \
224 "bootm 0x22000000 - 0x21000000"
225
226#endif
227
228#define CONFIG_SYS_PROMPT "U-Boot> "
229#define CONFIG_SYS_CBSIZE 256
230#define CONFIG_SYS_MAXARGS 16
231#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) \
232 + 16)
233#define CONFIG_SYS_LONGHELP
234#define CONFIG_CMDLINE_EDITING
235#define CONFIG_AUTO_COMPLETE
236#define CONFIG_SYS_HUSH_PARSER
237
238/*
239 * Size of malloc() pool
240 */
241#define CONFIG_SYS_MALLOC_LEN (4 * 1024 * 1024)
Bo Shen9c709392015-03-27 14:23:36 +0800242
243/* SPL */
244#define CONFIG_SPL_FRAMEWORK
245#define CONFIG_SPL_TEXT_BASE 0x300000
246#define CONFIG_SPL_MAX_SIZE 0x6000
247#define CONFIG_SPL_STACK 0x308000
248
249#define CONFIG_SPL_BSS_START_ADDR 0x20000000
250#define CONFIG_SPL_BSS_MAX_SIZE 0x80000
251#define CONFIG_SYS_SPL_MALLOC_START 0x20080000
252#define CONFIG_SYS_SPL_MALLOC_SIZE 0x80000
253
254#define CONFIG_SPL_LIBCOMMON_SUPPORT
255#define CONFIG_SPL_LIBGENERIC_SUPPORT
256#define CONFIG_SPL_GPIO_SUPPORT
257#define CONFIG_SPL_SERIAL_SUPPORT
258
259#define CONFIG_SPL_BOARD_INIT
260#define CONFIG_SYS_MONITOR_LEN (512 << 10)
261
262#define CONFIG_SYS_MASTER_CLOCK 132096000
263#define CONFIG_SYS_AT91_PLLA 0x20953f03
264#define CONFIG_SYS_MCKR 0x1301
265#define CONFIG_SYS_MCKR_CSS 0x1302
266
267#define ATMEL_BASE_MPDDRC ATMEL_BASE_DDRSDRC
268
269#ifdef CONFIG_SYS_USE_MMC
270#define CONFIG_SPL_LDSCRIPT arch/arm/mach-at91/arm926ejs/u-boot-spl.lds
271#define CONFIG_SPL_MMC_SUPPORT
272#define CONFIG_SYS_U_BOOT_MAX_SIZE_SECTORS 0x400
273#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 0x200
274#define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1
275#define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img"
276#define CONFIG_SPL_FAT_SUPPORT
277#define CONFIG_SPL_LIBDISK_SUPPORT
278
279#elif CONFIG_SYS_USE_NANDFLASH
280#define CONFIG_SPL_NAND_SUPPORT
281#define CONFIG_SPL_NAND_DRIVERS
282#define CONFIG_SPL_NAND_BASE
283#define CONFIG_SYS_NAND_U_BOOT_OFFS 0x40000
284#define CONFIG_SYS_NAND_5_ADDR_CYCLE
285#define CONFIG_SYS_NAND_PAGE_SIZE 0x800
286#define CONFIG_SYS_NAND_PAGE_COUNT 64
287#define CONFIG_SYS_NAND_OOBSIZE 64
288#define CONFIG_SYS_NAND_BLOCK_SIZE 0x20000
289#define CONFIG_SYS_NAND_BAD_BLOCK_POS 0x0
290#define CONFIG_SPL_GENERATE_ATMEL_PMECC_HEADER
291
292#elif CONFIG_SYS_USE_SPIFLASH
293#define CONFIG_SPL_SPI_SUPPORT
294#define CONFIG_SPL_SPI_FLASH_SUPPORT
295#define CONFIG_SPL_SPI_LOAD
296#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x8400
297
298#endif
Wu, Josh3f338c12013-04-16 23:42:44 +0000299
300#endif