Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / b4ef5a1bb47ca90414ea77061161bd53f4a4dcad / . / configs / tec-ng_defconfig
blob: 5a857cf16684a805559768ff0bb294f8efa4f9eb [file] [log] [blame]
Masahiro Yamadad5f8fee2015-03-12 13:24:39 +0900[diff] [blame]1CONFIG_ARM=y
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]2CONFIG_SYS_L2CACHE_OFF=y
Trevor Woerner513f6402020-05-06 08:02:41 -0400[diff] [blame]3CONFIG_ARCH_TEGRA=y
Simon Glass72cc5382022-10-20 18:22:39 -0600[diff] [blame]4CONFIG_TEXT_BASE=0x80110000
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]5CONFIG_NR_DRAM_BANKS=2
Tom Rinia77d6f82023-05-01 11:50:26 -0400[diff] [blame]6CONFIG_SF_DEFAULT_SPEED=24000000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]7CONFIG_ENV_SIZE=0x2000
8CONFIG_ENV_OFFSET=0xFFFFE000
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]9CONFIG_DEFAULT_DEVICE_TREE="tegra30-tec-ng"
Tom Rini0332a1a2020-07-06 13:54:25 -0400[diff] [blame]10CONFIG_SPL_TEXT_BASE=0x80108000
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]11CONFIG_SPL_STACK=0x800ffffc
Masahiro Yamadad5f8fee2015-03-12 13:24:39 +0900[diff] [blame]12CONFIG_TEGRA30=y
13CONFIG_TARGET_TEC_NG=y
Tom Rini4b3e7c02022-12-02 16:42:45 -0500[diff] [blame]14CONFIG_TEGRA_ENABLE_UARTD=y
Tom Rini0997ee02021-08-23 10:25:31 -0400[diff] [blame]15CONFIG_SYS_LOAD_ADDR=0x81000000
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]16CONFIG_FIT=y
17CONFIG_OF_SYSTEM_SETUP=y
Tom Rini914a8c02024-01-03 09:26:16 -0500[diff] [blame]18CONFIG_SYS_PBSIZE=2084
Simon Glass9fd2a022016-10-17 20:12:37 -0600[diff] [blame]19CONFIG_CONSOLE_MUX=y
Simon Glass3110ece2016-10-17 20:13:02 -0600[diff] [blame]20CONFIG_SYS_STDIO_DEREGISTER=y
Tom Rini0cb89e72022-05-19 15:09:22 -0400[diff] [blame]21CONFIG_SPL_FOOTPRINT_LIMIT=y
22CONFIG_SPL_MAX_FOOTPRINT=0x8000
Tom Rini8a14ac42022-05-26 13:13:21 -0400[diff] [blame]23# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
Simon Glass67e3fca2023-09-26 08:14:16 -0600[diff] [blame]24CONFIG_SPL_SYS_MALLOC=y
25CONFIG_SPL_HAS_CUSTOM_MALLOC_START=y
26CONFIG_SPL_CUSTOM_SYS_MALLOC_ADDR=0x80090000
27CONFIG_SPL_SYS_MALLOC_SIZE=0x10000
Tom Rinic4359852023-10-02 10:35:27 -0400[diff] [blame]28CONFIG_SYS_PROMPT="Tegra30 (TEC-NG) # "
Tom Riniba5c2b02022-05-11 16:21:06 -0400[diff] [blame]29CONFIG_SYS_MAXARGS=64
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]30# CONFIG_CMD_IMI is not set
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]31CONFIG_CMD_GPIO=y
32CONFIG_CMD_I2C=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]33CONFIG_CMD_MMC=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]34CONFIG_CMD_SPI=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]35CONFIG_CMD_USB=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]36# CONFIG_CMD_SETEXPR is not set
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]37CONFIG_CMD_EXT4_WRITE=y
Patrick Delaunayf7e07722017-01-27 11:00:37 +0100[diff] [blame]38# CONFIG_SPL_DOS_PARTITION is not set
Patrick Delaunay8a4f2bd2017-01-27 11:00:41 +0100[diff] [blame]39# CONFIG_SPL_EFI_PARTITION is not set
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]40CONFIG_ENV_OVERWRITE=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]41CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Tom Rinieb1f9092020-07-24 17:14:47 -0400[diff] [blame]42CONFIG_SYS_MMC_ENV_PART=2
Tom Rini41b6dc92019-02-22 10:17:41 -0500[diff] [blame]43CONFIG_SYS_I2C_TEGRA=y
Bin Meng27f5b192015-11-25 05:34:54 -0800[diff] [blame]44CONFIG_SPI_FLASH_WINBOND=y
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]45CONFIG_SYS_NS16550=y
Bin Meng72a049d2015-11-25 05:34:53 -0800[diff] [blame]46CONFIG_TEGRA20_SLINK=y
Joe Hershberger17491a82015-06-22 16:15:29 -0500[diff] [blame]47CONFIG_USB=y
Tom Rini7716cd62017-05-12 22:33:28 -0400[diff] [blame]48CONFIG_USB_EHCI_HCD=y
Peter Robinson43ecef42019-02-20 12:17:27 +0000[diff] [blame]49CONFIG_USB_EHCI_TEGRA=y
Chris Packham547cf412017-08-28 20:50:45 +1200[diff] [blame]50CONFIG_USB_HOST_ETHER=y
Chris Packhamb110e112017-08-28 20:50:46 +1200[diff] [blame]51CONFIG_USB_ETHER_SMSC95XX=y