blob: f5ec5a19d9d09e5d5cbdf964a6b5187a7f8739ae [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Felipe Balbiee2e85f2017-04-01 16:21:33 +03002/*
3 * Copyright (c) 2017 Intel Corporation
Felipe Balbiee2e85f2017-04-01 16:21:33 +03004 */
5#ifndef _X86_ASM_SCU_IPC_H_
6#define _X86_ASM_SCU_IPC_H_
7
8/* IPC defines the following message types */
Georgii Staroselskii0805a762018-09-11 13:31:06 +03009#define IPCMSG_INDIRECT_READ 0x02
10#define IPCMSG_INDIRECT_WRITE 0x05
Felipe Balbiee2e85f2017-04-01 16:21:33 +030011#define IPCMSG_WARM_RESET 0xf0
12#define IPCMSG_COLD_RESET 0xf1
13#define IPCMSG_SOFT_RESET 0xf2
14#define IPCMSG_COLD_BOOT 0xf3
15#define IPCMSG_GET_FW_REVISION 0xf4
16#define IPCMSG_WATCHDOG_TIMER 0xf8 /* Set Kernel Watchdog Threshold */
17
18struct ipc_ifwi_version {
19 u16 minor;
20 u8 major;
21 u8 hardware_id;
22 u32 reserved[3];
23};
24
25/* Issue commands to the SCU with or without data */
26int scu_ipc_simple_command(u32 cmd, u32 sub);
27int scu_ipc_command(u32 cmd, u32 sub, u32 *in, int inlen, u32 *out, int outlen);
Georgii Staroselskii0805a762018-09-11 13:31:06 +030028int scu_ipc_raw_command(u32 cmd, u32 sub, u32 *in, int inlen, u32 *out,
29 int outlen, u32 dptr, u32 sptr);
Felipe Balbiee2e85f2017-04-01 16:21:33 +030030
31#endif /* _X86_ASM_SCU_IPC_H_ */