blob: 09c0446f903032f78087b7054a57da3d1335bfd6 [file] [log] [blame]
Dirk Eibach20614a22013-06-26 16:04:26 +02001/*
2 * (C) Copyright 2013
Mario Sixb4893582018-03-06 08:04:58 +01003 * Dirk Eibach, Guntermann & Drunck GmbH, dirk.eibach@gdsys.cc
Dirk Eibach20614a22013-06-26 16:04:26 +02004 *
Tom Rinibe314fa2013-07-26 15:32:59 -04005 * SPDX-License-Identifier: GPL-2.0+
Dirk Eibach20614a22013-06-26 16:04:26 +02006 */
7
8#include <common.h>
9#include <gdsys_fpga.h>
10
11#include <asm/io.h>
12
13int fpga_set_reg(u32 fpga, u16 *reg, off_t regoff, u16 data)
14{
15 out_le16(reg, data);
16
17 return 0;
18}
19
20int fpga_get_reg(u32 fpga, u16 *reg, off_t regoff, u16 *data)
21{
22 *data = in_le16(reg);
23
24 return 0;
25}