blob: 7e210e329602f09515d0d1d0b8e0405760ee3596 [file] [log] [blame]
Nikita Kiryanovb2604922015-02-03 13:32:20 +02001/*
2 * mpc823_lcd.h - MPC823 LCD Controller structures
3 *
4 * (C) Copyright 2001
5 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
6 *
7 * SPDX-License-Identifier: GPL-2.0+
8 */
9
10#ifndef _MPC823_LCD_H_
11#define _MPC823_LCD_H_
12
13/*
14 * LCD controller stucture for MPC823 CPU
15 */
16typedef struct vidinfo {
17 ushort vl_col; /* Number of columns (i.e. 640) */
18 ushort vl_row; /* Number of rows (i.e. 480) */
19 ushort vl_width; /* Width of display area in millimeters */
20 ushort vl_height; /* Height of display area in millimeters */
21
22 /* LCD configuration register */
23 u_char vl_clkp; /* Clock polarity */
24 u_char vl_oep; /* Output Enable polarity */
25 u_char vl_hsp; /* Horizontal Sync polarity */
26 u_char vl_vsp; /* Vertical Sync polarity */
27 u_char vl_dp; /* Data polarity */
28 u_char vl_bpix; /* Bits per pixel, 0 = 1, 1 = 2, 2 = 4, 3 = 8 */
29 u_char vl_lbw; /* LCD Bus width, 0 = 4, 1 = 8 */
30 u_char vl_splt; /* Split display, 0 = single-scan, 1 = dual-scan */
31 u_char vl_clor; /* Color, 0 = mono, 1 = color */
32 u_char vl_tft; /* 0 = passive, 1 = TFT */
33
34 /* Horizontal control register. Timing from data sheet */
35 ushort vl_wbl; /* Wait between lines */
36
37 /* Vertical control register */
38 u_char vl_vpw; /* Vertical sync pulse width */
39 u_char vl_lcdac; /* LCD AC timing */
40 u_char vl_wbf; /* Wait between frames */
41} vidinfo_t;
42
43#endif