Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / b1c50fbb717f409e01c5fdc431ef3bd976b51c5e / . / arch / arm / dts / tegra20-medcom-wide.dts
blob: a4886bf7156889522314b9861a6a2c3deb55b2e9 [file] [log] [blame]
Thierry Redinge7dbeb02012-06-04 20:02:25 +0000[diff] [blame]1/dts-v1/;
2
Tom Warrene41e11b2013-02-21 12:31:28 +0000[diff] [blame]3#include "tegra20-tamonten.dtsi"
Thierry Redinge7dbeb02012-06-04 20:02:25 +0000[diff] [blame]4
5/ {
6 model = "Avionic Design Medcom-Wide";
Thierry Reding98a2a7a2012-09-19 00:37:21 +0000[diff] [blame]7 compatible = "ad,medcom-wide", "nvidia,tegra20";
Thierry Redinge7dbeb02012-06-04 20:02:25 +0000[diff] [blame]8
Simon Glass0c24f372014-09-04 16:27:35 -0600[diff] [blame]9 chosen {
10 stdout-path = &uartd;
11 };
12
Thierry Redinge7dbeb02012-06-04 20:02:25 +0000[diff] [blame]13 aliases {
14 usb0 = "/usb@c5008000";
Tom Warrened955272013-02-21 12:31:29 +0000[diff] [blame]15 sdhci0 = "/sdhci@c8000600";
Thierry Redinge7dbeb02012-06-04 20:02:25 +0000[diff] [blame]16 };
17
18 memory {
19 reg = <0x00000000 0x20000000>;
20 };
21
Simon Glasse31a2a52016-01-30 16:37:52 -0700[diff] [blame]22 host1x@50000000 {
Thierry Reding5744e292012-11-23 00:58:50 +0000[diff] [blame]23 status = "okay";
24
25 dc@54200000 {
26 status = "okay";
27
28 rgb {
29 nvidia,panel = <&lcd_panel>;
30 status = "okay";
31 };
32 };
33 };
34
Thierry Redinge7dbeb02012-06-04 20:02:25 +0000[diff] [blame]35 serial@70006300 {
36 clock-frequency = <216000000>;
37 };
38
Simon Glasse31a2a52016-01-30 16:37:52 -0700[diff] [blame]39 usb@c5008000 {
40 status = "okay";
Thierry Redinge7dbeb02012-06-04 20:02:25 +0000[diff] [blame]41 };
Thierry Reding5744e292012-11-23 00:58:50 +0000[diff] [blame]42
43 lcd_panel: panel {
44 clock = <61715000>;
45 xres = <1366>;
46 yres = <768>;
47 left-margin = <2>;
48 right-margin = <47>;
49 hsync-len = <136>;
50 lower-margin = <21>;
51 upper-margin = <11>;
52 vsync-len = <4>;
53
54 nvidia,bits-per-pixel = <16>;
55 nvidia,pwm = <&pwm 0 500000>;
Simon Glass3112fd52015-01-05 20:05:41 -0700[diff] [blame]56 nvidia,backlight-enable-gpios = <&gpio TEGRA_GPIO(B, 5)
57 GPIO_ACTIVE_HIGH>;
58 nvidia,lvds-shutdown-gpios = <&gpio TEGRA_GPIO(B, 2)
59 GPIO_ACTIVE_HIGH>;
60 nvidia,backlight-vdd-gpios = <&gpio TEGRA_GPIO(W, 0)
61 GPIO_ACTIVE_HIGH>;
Thierry Reding5744e292012-11-23 00:58:50 +0000[diff] [blame]62 nvidia,panel-timings = <0 0 0 0>;
63 };
Thierry Redinge7dbeb02012-06-04 20:02:25 +0000[diff] [blame]64};