Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / e6c681e8f915350fef9020fb9b7fbe4181d0b575 / . / arch / arm / include / asm / arch-s5pc1xx / gpio.h
blob: ac60fe6386324496557691fbbf3feb08efa59c3c [file] [log] [blame]
Minkyu Kang87649982009-10-01 17:20:01 +0900[diff] [blame]1/*
2 * (C) Copyright 2009 Samsung Electronics
3 * Minkyu Kang <mk7.kang@samsung.com>
4 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +0200[diff] [blame]5 * SPDX-License-Identifier: GPL-2.0+
Minkyu Kang87649982009-10-01 17:20:01 +0900[diff] [blame]6 */
7
8#ifndef __ASM_ARCH_GPIO_H
9#define __ASM_ARCH_GPIO_H
10
11#ifndef __ASSEMBLY__
Minkyu Kangedec1dc2010-03-24 15:31:06 +0900[diff] [blame]12struct s5p_gpio_bank {
Minkyu Kangc6cb1842009-10-15 11:19:15 +0900[diff] [blame]13 unsigned int con;
14 unsigned int dat;
15 unsigned int pull;
16 unsigned int drv;
17 unsigned int pdn_con;
18 unsigned int pdn_pull;
Minkyu Kang87649982009-10-01 17:20:01 +0900[diff] [blame]19 unsigned char res1[8];
20};
21
22struct s5pc100_gpio {
Minkyu Kangfc62ca82010-08-25 13:45:43 +0900[diff] [blame]23 struct s5p_gpio_bank a0;
24 struct s5p_gpio_bank a1;
25 struct s5p_gpio_bank b;
26 struct s5p_gpio_bank c;
27 struct s5p_gpio_bank d;
28 struct s5p_gpio_bank e0;
29 struct s5p_gpio_bank e1;
30 struct s5p_gpio_bank f0;
31 struct s5p_gpio_bank f1;
32 struct s5p_gpio_bank f2;
33 struct s5p_gpio_bank f3;
34 struct s5p_gpio_bank g0;
35 struct s5p_gpio_bank g1;
36 struct s5p_gpio_bank g2;
37 struct s5p_gpio_bank g3;
38 struct s5p_gpio_bank i;
39 struct s5p_gpio_bank j0;
40 struct s5p_gpio_bank j1;
41 struct s5p_gpio_bank j2;
42 struct s5p_gpio_bank j3;
43 struct s5p_gpio_bank j4;
44 struct s5p_gpio_bank k0;
45 struct s5p_gpio_bank k1;
46 struct s5p_gpio_bank k2;
47 struct s5p_gpio_bank k3;
48 struct s5p_gpio_bank l0;
49 struct s5p_gpio_bank l1;
50 struct s5p_gpio_bank l2;
51 struct s5p_gpio_bank l3;
52 struct s5p_gpio_bank l4;
53 struct s5p_gpio_bank h0;
54 struct s5p_gpio_bank h1;
55 struct s5p_gpio_bank h2;
56 struct s5p_gpio_bank h3;
Minkyu Kang87649982009-10-01 17:20:01 +0900[diff] [blame]57};
58
59struct s5pc110_gpio {
Minkyu Kangfc62ca82010-08-25 13:45:43 +0900[diff] [blame]60 struct s5p_gpio_bank a0;
61 struct s5p_gpio_bank a1;
62 struct s5p_gpio_bank b;
63 struct s5p_gpio_bank c0;
64 struct s5p_gpio_bank c1;
65 struct s5p_gpio_bank d0;
66 struct s5p_gpio_bank d1;
67 struct s5p_gpio_bank e0;
68 struct s5p_gpio_bank e1;
69 struct s5p_gpio_bank f0;
70 struct s5p_gpio_bank f1;
71 struct s5p_gpio_bank f2;
72 struct s5p_gpio_bank f3;
73 struct s5p_gpio_bank g0;
74 struct s5p_gpio_bank g1;
75 struct s5p_gpio_bank g2;
76 struct s5p_gpio_bank g3;
77 struct s5p_gpio_bank i;
78 struct s5p_gpio_bank j0;
79 struct s5p_gpio_bank j1;
80 struct s5p_gpio_bank j2;
81 struct s5p_gpio_bank j3;
82 struct s5p_gpio_bank j4;
83 struct s5p_gpio_bank mp0_1;
84 struct s5p_gpio_bank mp0_2;
85 struct s5p_gpio_bank mp0_3;
86 struct s5p_gpio_bank mp0_4;
87 struct s5p_gpio_bank mp0_5;
88 struct s5p_gpio_bank mp0_6;
89 struct s5p_gpio_bank mp0_7;
90 struct s5p_gpio_bank mp1_0;
91 struct s5p_gpio_bank mp1_1;
92 struct s5p_gpio_bank mp1_2;
93 struct s5p_gpio_bank mp1_3;
94 struct s5p_gpio_bank mp1_4;
95 struct s5p_gpio_bank mp1_5;
96 struct s5p_gpio_bank mp1_6;
97 struct s5p_gpio_bank mp1_7;
98 struct s5p_gpio_bank mp1_8;
99 struct s5p_gpio_bank mp2_0;
100 struct s5p_gpio_bank mp2_1;
101 struct s5p_gpio_bank mp2_2;
102 struct s5p_gpio_bank mp2_3;
103 struct s5p_gpio_bank mp2_4;
104 struct s5p_gpio_bank mp2_5;
105 struct s5p_gpio_bank mp2_6;
106 struct s5p_gpio_bank mp2_7;
107 struct s5p_gpio_bank mp2_8;
Minkyu Kangedec1dc2010-03-24 15:31:06 +0900[diff] [blame]108 struct s5p_gpio_bank res1[48];
Minkyu Kangfc62ca82010-08-25 13:45:43 +0900[diff] [blame]109 struct s5p_gpio_bank h0;
110 struct s5p_gpio_bank h1;
111 struct s5p_gpio_bank h2;
112 struct s5p_gpio_bank h3;
Minkyu Kang87649982009-10-01 17:20:01 +0900[diff] [blame]113};
Minkyu Kang1edf0f22010-02-12 18:17:52 +0900[diff] [blame]114
115/* functions */
Łukasz Majewski4d954cc2011-07-15 00:16:22 +0000[diff] [blame]116void s5p_gpio_cfg_pin(struct s5p_gpio_bank *bank, int gpio, int cfg);
117void s5p_gpio_direction_output(struct s5p_gpio_bank *bank, int gpio, int en);
118void s5p_gpio_direction_input(struct s5p_gpio_bank *bank, int gpio);
119void s5p_gpio_set_value(struct s5p_gpio_bank *bank, int gpio, int en);
120unsigned int s5p_gpio_get_value(struct s5p_gpio_bank *bank, int gpio);
121void s5p_gpio_set_pull(struct s5p_gpio_bank *bank, int gpio, int mode);
122void s5p_gpio_set_drv(struct s5p_gpio_bank *bank, int gpio, int mode);
123void s5p_gpio_set_rate(struct s5p_gpio_bank *bank, int gpio, int mode);
Łukasz Majewski1e04cae2011-08-22 22:34:58 +0000[diff] [blame]124
125/* GPIO pins per bank */
126#define GPIO_PER_BANK 8
127
128static inline unsigned int s5p_gpio_base(int nr)
129{
130 return S5PC110_GPIO_BASE;
131}
132
Łukasz Majewskid6614b72012-09-04 21:47:46 +0000[diff] [blame]133static inline unsigned int s5p_gpio_part_max(int nr)
134{
135 return 0;
136}
137
138#define s5pc110_gpio_get_nr(bank, pin) \
Łukasz Majewski1e04cae2011-08-22 22:34:58 +0000[diff] [blame]139 ((((((unsigned int)&(((struct s5pc110_gpio *)S5PC110_GPIO_BASE)->bank))\
140 - S5PC110_GPIO_BASE) / sizeof(struct s5p_gpio_bank)) \
141 * GPIO_PER_BANK) + pin)
Minkyu Kang87649982009-10-01 17:20:01 +0900[diff] [blame]142#endif
143
Minkyu Kang1edf0f22010-02-12 18:17:52 +0900[diff] [blame]144/* Pin configurations */
145#define GPIO_INPUT 0x0
146#define GPIO_OUTPUT 0x1
147#define GPIO_IRQ 0xf
148#define GPIO_FUNC(x) (x)
149
150/* Pull mode */
151#define GPIO_PULL_NONE 0x0
152#define GPIO_PULL_DOWN 0x1
153#define GPIO_PULL_UP 0x2
154
155/* Drive Strength level */
156#define GPIO_DRV_1X 0x0
Chander Kashyapb26418c2011-04-18 00:08:43 +0000[diff] [blame]157#define GPIO_DRV_3X 0x1
158#define GPIO_DRV_2X 0x2
Minkyu Kang1edf0f22010-02-12 18:17:52 +0900[diff] [blame]159#define GPIO_DRV_4X 0x3
160#define GPIO_DRV_FAST 0x0
161#define GPIO_DRV_SLOW 0x1
162
Minkyu Kang87649982009-10-01 17:20:01 +0900[diff] [blame]163#endif