Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / b0d3e9224b6f6f6d0b9f367227ecf2ccb566cc70 / . / configs / ls1088ardb_sdcard_qspi_SECURE_BOOT_defconfig
blob: 3a0c55566e7ef314f3a26bec718b4d34ae121548 [file] [log] [blame]
Sumit Garg19ef0352018-01-06 09:04:25 +0530[diff] [blame]1CONFIG_ARM=y
2CONFIG_TARGET_LS1088ARDB=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]3CONFIG_SYS_TEXT_BASE=0x80400000
Sumit Garg19ef0352018-01-06 09:04:25 +0530[diff] [blame]4CONFIG_SPL_LIBCOMMON_SUPPORT=y
5CONFIG_SPL_LIBGENERIC_SUPPORT=y
6CONFIG_SECURE_BOOT=y
7CONFIG_FSL_LS_PPA=y
8CONFIG_SPL_MMC_SUPPORT=y
9CONFIG_SPL_SERIAL_SUPPORT=y
10CONFIG_SPL_DRIVERS_MISC_SUPPORT=y
Tom Rinic9285bf2019-04-29 15:54:04 -0400[diff] [blame]11CONFIG_NR_DRAM_BANKS=2
Tom Rini9bd09622018-04-07 20:27:54 -0400[diff] [blame]12CONFIG_SPL=y
Sumit Garg19ef0352018-01-06 09:04:25 +0530[diff] [blame]13CONFIG_DISTRO_DEFAULTS=y
14# CONFIG_SYS_MALLOC_F is not set
15CONFIG_FIT_VERBOSE=y
16CONFIG_OF_BOARD_SETUP=y
17CONFIG_SYS_EXTRA_OPTIONS="SD_BOOT_QSPI"
18CONFIG_SD_BOOT=y
Ashish Kumar15030bc2018-03-26 15:02:41 +0530[diff] [blame]19CONFIG_USE_BOOTARGS=y
20CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 ramdisk_size=0x3000000 default_hugepagesz=2m hugepagesz=2m hugepages=256"
Sumit Garg19ef0352018-01-06 09:04:25 +0530[diff] [blame]21# CONFIG_USE_BOOTCOMMAND is not set
Adam Ford10541762018-07-29 13:13:29 -0500[diff] [blame]22CONFIG_MISC_INIT_R=y
Sumit Garg19ef0352018-01-06 09:04:25 +0530[diff] [blame]23# CONFIG_DISPLAY_BOARDINFO is not set
Mario Sixf7055442018-03-28 14:38:17 +0200[diff] [blame]24CONFIG_DISPLAY_BOARDINFO_LATE=y
Simon Goldschmidtcc4078c2018-09-30 14:31:53 +0200[diff] [blame]25CONFIG_SPL_TEXT_BASE=0x1800a000
Sumit Garg19ef0352018-01-06 09:04:25 +0530[diff] [blame]26CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR=y
27CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0x8b0
28CONFIG_SPL_CRYPTO_SUPPORT=y
29CONFIG_SPL_HASH_SUPPORT=y
30CONFIG_SPL_ENV_SUPPORT=y
31CONFIG_SPL_I2C_SUPPORT=y
32CONFIG_SPL_MPC8XXX_INIT_DDR_SUPPORT=y
Ashish Kumar15030bc2018-03-26 15:02:41 +0530[diff] [blame]33CONFIG_CMD_GREPENV=y
Mario Six00518992018-03-28 14:38:14 +0200[diff] [blame]34CONFIG_CMD_MEMTEST=y
Sumit Garg19ef0352018-01-06 09:04:25 +0530[diff] [blame]35CONFIG_CMD_I2C=y
36CONFIG_CMD_MMC=y
37CONFIG_CMD_SF=y
Ran Wangc58576a2018-05-02 15:08:14 +0800[diff] [blame]38CONFIG_CMD_USB=y
Sumit Garg19ef0352018-01-06 09:04:25 +0530[diff] [blame]39# CONFIG_CMD_SETEXPR is not set
Siva Durga Prasad Paladugu8e45f1a2018-06-19 12:24:23 +0200[diff] [blame]40CONFIG_MP=y
Sumit Garg19ef0352018-01-06 09:04:25 +0530[diff] [blame]41CONFIG_OF_CONTROL=y
Tom Rini74060322018-09-03 15:26:12 -0400[diff] [blame]42CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1088a-rdb"
Sumit Garg19ef0352018-01-06 09:04:25 +0530[diff] [blame]43CONFIG_NET_RANDOM_ETHADDR=y
44CONFIG_DM=y
45CONFIG_SPL_DM=y
46CONFIG_SCSI_AHCI=y
Mario Six41d7d972018-03-28 14:38:19 +0200[diff] [blame]47CONFIG_FSL_ESDHC=y
Sumit Garg19ef0352018-01-06 09:04:25 +0530[diff] [blame]48CONFIG_DM_SPI_FLASH=y
49CONFIG_SPI_FLASH=y
Ashish Kumar69803fc2018-01-29 12:11:20 +0530[diff] [blame]50CONFIG_SPI_FLASH_SPANSION=y
Ashish Kumar3c2065d2018-06-26 14:48:30 +0530[diff] [blame]51# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
Sumit Garg19ef0352018-01-06 09:04:25 +0530[diff] [blame]52CONFIG_E1000=y
Adam Ford53705472018-07-20 23:03:57 -0500[diff] [blame]53CONFIG_MII=y
Vinitha V Pillaidd6c9ff2018-07-17 11:52:45 +0530[diff] [blame]54CONFIG_PCI=y
55CONFIG_DM_PCI=y
56CONFIG_DM_PCI_COMPAT=y
57CONFIG_PCIE_LAYERSCAPE=y
Sumit Garg19ef0352018-01-06 09:04:25 +0530[diff] [blame]58CONFIG_SYS_NS16550=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]59CONFIG_SPI=y
Sumit Garg19ef0352018-01-06 09:04:25 +0530[diff] [blame]60CONFIG_DM_SPI=y
61CONFIG_FSL_DSPI=y
Ashish Kumar15150212018-10-12 14:45:59 +0530[diff] [blame]62CONFIG_FSL_QSPI=y
Ran Wangc58576a2018-05-02 15:08:14 +0800[diff] [blame]63CONFIG_USB=y
64CONFIG_DM_USB=y
65CONFIG_USB_XHCI_HCD=y
66CONFIG_USB_XHCI_DWC3=y
67CONFIG_USB_DWC3=y
Sumit Garg19ef0352018-01-06 09:04:25 +0530[diff] [blame]68CONFIG_RSA=y
69CONFIG_SPL_RSA=y