blob: 0c3dd8bfd9c00fe6e291e4aa227a01de44f33095 [file] [log] [blame]
Ilya Yanoka3292f22012-11-06 13:48:29 +00001/*
2 * Copyright (C) 2005-2006 by Texas Instruments
3 *
Tom Rinie2378802016-01-14 22:05:13 -05004 * SPDX-License-Identifier: GPL-2.0
Ilya Yanoka3292f22012-11-06 13:48:29 +00005 */
6
7#ifndef __MUSB_OMAP243X_H__
8#define __MUSB_OMAP243X_H__
9
10#ifndef __UBOOT__
11#include <plat/usb.h>
12#else
13#undef RESETDONE
14#endif
15
16/*
17 * OMAP2430-specific definitions
18 */
19
20#define OTG_REVISION 0x400
21
22#define OTG_SYSCONFIG 0x404
23# define MIDLEMODE 12 /* bit position */
24# define FORCESTDBY (0 << MIDLEMODE)
25# define NOSTDBY (1 << MIDLEMODE)
26# define SMARTSTDBY (2 << MIDLEMODE)
27
28# define SIDLEMODE 3 /* bit position */
29# define FORCEIDLE (0 << SIDLEMODE)
30# define NOIDLE (1 << SIDLEMODE)
31# define SMARTIDLE (2 << SIDLEMODE)
32
33# define ENABLEWAKEUP (1 << 2)
34# define SOFTRST (1 << 1)
35# define AUTOIDLE (1 << 0)
36
37#define OTG_SYSSTATUS 0x408
38# define RESETDONE (1 << 0)
39
40#define OTG_INTERFSEL 0x40c
41# define EXTCP (1 << 2)
42# define PHYSEL 0 /* bit position */
43# define UTMI_8BIT (0 << PHYSEL)
44# define ULPI_12PIN (1 << PHYSEL)
45# define ULPI_8PIN (2 << PHYSEL)
46
47#define OTG_SIMENABLE 0x410
48# define TM1 (1 << 0)
49
50#define OTG_FORCESTDBY 0x414
51# define ENABLEFORCE (1 << 0)
52
Paul Kocialkowskid5a43ba2016-02-27 19:19:05 +010053/*
54 * OMAP4-specific definitions
55 */
56
57#define USBOTGHS_CONTROL_AVALID (1 << 0)
58#define USBOTGHS_CONTROL_VBUSVALID (1 << 2)
59#define USBOTGHS_CONTROL_IDDIG (1 << 4)
60
Ilya Yanoka3292f22012-11-06 13:48:29 +000061#endif /* __MUSB_OMAP243X_H__ */