blob: 0c2018bfe3b0c2b7f6d0d833e8918d6e963c8709 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Thomas Choufb798b12015-10-09 13:46:34 +08002/*
3 * Copyright (C) 2015 Thomas Chou <thomas@wytron.com.tw>
Thomas Choufb798b12015-10-09 13:46:34 +08004 */
5
Patrick Delaunay81313352021-04-27 11:02:19 +02006#define LOG_CATEGORY UCLASS_TIMER
7
Thomas Choufb798b12015-10-09 13:46:34 +08008#include <common.h>
Sean Andersond1113062020-10-04 21:39:52 -04009#include <clk.h>
Sean Anderson738ff532020-09-28 10:52:22 -040010#include <cpu.h>
Thomas Choufb798b12015-10-09 13:46:34 +080011#include <dm.h>
Simon Glass3ba929a2020-10-30 21:38:53 -060012#include <asm/global_data.h>
Mugunthan V N6f89d042016-01-16 21:33:58 +053013#include <dm/lists.h>
Sean Andersond1113062020-10-04 21:39:52 -040014#include <dm/device_compat.h>
Mugunthan V N6f89d042016-01-16 21:33:58 +053015#include <dm/device-internal.h>
Philipp Tomsich617fd622017-09-11 22:04:10 +020016#include <dm/root.h>
Thomas Choufb798b12015-10-09 13:46:34 +080017#include <errno.h>
Sean Andersond1113062020-10-04 21:39:52 -040018#include <init.h>
Thomas Choufb798b12015-10-09 13:46:34 +080019#include <timer.h>
Simon Glassd66c5f72020-02-03 07:36:15 -070020#include <linux/err.h>
Ovidiu Panait95339312022-10-12 08:36:55 +030021#include <relocate.h>
Thomas Choufb798b12015-10-09 13:46:34 +080022
Bin Mengf786c642015-11-13 00:11:15 -080023DECLARE_GLOBAL_DATA_PTR;
24
Thomas Choufb798b12015-10-09 13:46:34 +080025/*
Bin Meng8a7b8642015-11-13 00:11:14 -080026 * Implement a timer uclass to work with lib/time.c. The timer is usually
Bin Mengab841b62015-11-24 13:31:17 -070027 * a 32/64 bits free-running up counter. The get_rate() method is used to get
Thomas Choufb798b12015-10-09 13:46:34 +080028 * the input clock frequency of the timer. The get_count() method is used
Bin Mengab841b62015-11-24 13:31:17 -070029 * to get the current 64 bits count value. If the hardware is counting down,
Thomas Choufb798b12015-10-09 13:46:34 +080030 * the value should be inversed inside the method. There may be no real
31 * tick, and no timer interrupt.
32 */
33
Simon Glass04cb14c2016-02-24 09:14:48 -070034int notrace timer_get_count(struct udevice *dev, u64 *count)
Thomas Choufb798b12015-10-09 13:46:34 +080035{
Ovidiu Panait49e17df2022-10-12 08:36:54 +030036 struct timer_ops *ops = timer_get_ops(dev);
Thomas Choufb798b12015-10-09 13:46:34 +080037
38 if (!ops->get_count)
39 return -ENOSYS;
40
Sean Anderson947fc2d2020-10-07 14:37:44 -040041 *count = ops->get_count(dev);
42 return 0;
Thomas Choufb798b12015-10-09 13:46:34 +080043}
44
Simon Glass04cb14c2016-02-24 09:14:48 -070045unsigned long notrace timer_get_rate(struct udevice *dev)
Thomas Choufb798b12015-10-09 13:46:34 +080046{
Simon Glass95588622020-12-22 19:30:28 -070047 struct timer_dev_priv *uc_priv = dev_get_uclass_priv(dev);
Thomas Choufb798b12015-10-09 13:46:34 +080048
49 return uc_priv->clock_rate;
50}
51
Bin Mengf786c642015-11-13 00:11:15 -080052static int timer_pre_probe(struct udevice *dev)
53{
Simon Glass6d70ba02021-08-07 07:24:06 -060054 if (CONFIG_IS_ENABLED(OF_REAL)) {
55 struct timer_dev_priv *uc_priv = dev_get_uclass_priv(dev);
56 struct clk timer_clk;
57 int err;
58 ulong ret;
Bin Mengf786c642015-11-13 00:11:15 -080059
Simon Glass6d70ba02021-08-07 07:24:06 -060060 /*
61 * It is possible that a timer device has a null ofnode
62 */
63 if (!dev_has_ofnode(dev))
64 return 0;
Bin Mengfe5eb092019-07-05 09:23:15 -070065
Simon Glass6d70ba02021-08-07 07:24:06 -060066 err = clk_get_by_index(dev, 0, &timer_clk);
67 if (!err) {
68 ret = clk_get_rate(&timer_clk);
69 if (IS_ERR_VALUE(ret))
70 return ret;
71 uc_priv->clock_rate = ret;
72 } else {
73 uc_priv->clock_rate =
74 dev_read_u32_default(dev, "clock-frequency", 0);
75 }
Philipp Tomsich617fd622017-09-11 22:04:10 +020076 }
Bin Mengf786c642015-11-13 00:11:15 -080077
78 return 0;
79}
80
Stephen Warren023ddfe2016-01-06 10:33:03 -070081static int timer_post_probe(struct udevice *dev)
82{
83 struct timer_dev_priv *uc_priv = dev_get_uclass_priv(dev);
84
85 if (!uc_priv->clock_rate)
86 return -EINVAL;
87
88 return 0;
89}
90
Simon Glass2f002162021-03-15 18:11:18 +130091#if CONFIG_IS_ENABLED(CPU)
Sean Anderson738ff532020-09-28 10:52:22 -040092int timer_timebase_fallback(struct udevice *dev)
93{
94 struct udevice *cpu;
Simon Glassb75b15b2020-12-03 16:55:23 -070095 struct cpu_plat *cpu_plat;
Sean Anderson738ff532020-09-28 10:52:22 -040096 struct timer_dev_priv *uc_priv = dev_get_uclass_priv(dev);
97
98 /* Did we get our clock rate from the device tree? */
99 if (uc_priv->clock_rate)
100 return 0;
101
102 /* Fall back to timebase-frequency */
103 dev_dbg(dev, "missing clocks or clock-frequency property; falling back on timebase-frequency\n");
104 cpu = cpu_get_current_dev();
105 if (!cpu)
106 return -ENODEV;
107
Simon Glass71fa5b42020-12-03 16:55:18 -0700108 cpu_plat = dev_get_parent_plat(cpu);
Sean Anderson738ff532020-09-28 10:52:22 -0400109 if (!cpu_plat)
110 return -ENODEV;
111
112 uc_priv->clock_rate = cpu_plat->timebase_freq;
113 return 0;
114}
115#endif
116
Bin Mengab841b62015-11-24 13:31:17 -0700117u64 timer_conv_64(u32 count)
118{
119 /* increment tbh if tbl has rolled over */
120 if (count < gd->timebase_l)
121 gd->timebase_h++;
122 gd->timebase_l = count;
123 return ((u64)gd->timebase_h << 32) | gd->timebase_l;
124}
125
Simon Glass7c1974b2023-01-15 14:15:42 -0700126int dm_timer_init(void)
Mugunthan V N6f89d042016-01-16 21:33:58 +0530127{
Mugunthan V N6f89d042016-01-16 21:33:58 +0530128 struct udevice *dev = NULL;
Philipp Tomsich617fd622017-09-11 22:04:10 +0200129 __maybe_unused ofnode node;
Mugunthan V N6f89d042016-01-16 21:33:58 +0530130 int ret;
131
132 if (gd->timer)
133 return 0;
134
Philipp Tomsich63cf24a2017-09-11 22:04:11 +0200135 /*
136 * Directly access gd->dm_root to suppress error messages, if the
137 * virtual root driver does not yet exist.
138 */
139 if (gd->dm_root == NULL)
140 return -EAGAIN;
141
Simon Glass6d70ba02021-08-07 07:24:06 -0600142 if (CONFIG_IS_ENABLED(OF_REAL)) {
143 /* Check for a chosen timer to be used for tick */
144 node = ofnode_get_chosen_node("tick-timer");
Philipp Tomsich617fd622017-09-11 22:04:10 +0200145
Simon Glass6d70ba02021-08-07 07:24:06 -0600146 if (ofnode_valid(node) &&
147 uclass_get_device_by_ofnode(UCLASS_TIMER, node, &dev)) {
148 /*
149 * If the timer is not marked to be bound before
150 * relocation, bind it anyway.
151 */
Tom Rini5a6815b2021-10-12 12:01:00 -0400152 if (!lists_bind_fdt(dm_root(), node, &dev, NULL, false)) {
Simon Glass6d70ba02021-08-07 07:24:06 -0600153 ret = device_probe(dev);
154 if (ret)
155 return ret;
156 }
Philipp Tomsich617fd622017-09-11 22:04:10 +0200157 }
158 }
Philipp Tomsich617fd622017-09-11 22:04:10 +0200159
160 if (!dev) {
161 /* Fall back to the first available timer */
Simon Glassc7298e72016-02-11 13:23:26 -0700162 ret = uclass_first_device_err(UCLASS_TIMER, &dev);
Mugunthan V N6f89d042016-01-16 21:33:58 +0530163 if (ret)
164 return ret;
Mugunthan V N6f89d042016-01-16 21:33:58 +0530165 }
166
167 if (dev) {
168 gd->timer = dev;
169 return 0;
170 }
171
172 return -ENODEV;
173}
174
Thomas Choufb798b12015-10-09 13:46:34 +0800175UCLASS_DRIVER(timer) = {
176 .id = UCLASS_TIMER,
177 .name = "timer",
Bin Mengf786c642015-11-13 00:11:15 -0800178 .pre_probe = timer_pre_probe,
Mugunthan V N5d0f01f2015-12-24 16:08:06 +0530179 .flags = DM_UC_FLAG_SEQ_ALIAS,
Stephen Warren023ddfe2016-01-06 10:33:03 -0700180 .post_probe = timer_post_probe,
Simon Glass8a2b47f2020-12-03 16:55:17 -0700181 .per_device_auto = sizeof(struct timer_dev_priv),
Thomas Choufb798b12015-10-09 13:46:34 +0800182};