Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / ae17fa3a96ce975df6ec383abe88cc4c1cf45ba7 / . / configs / phycore-imx8mm_defconfig
blob: 5f6455b70c3c543ffc5c9d9ae0d92447cba5f580 [file] [log] [blame]
Teresa Remmet82750c22020-08-21 09:55:53 +0200[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_IMX8M=y
3CONFIG_SYS_TEXT_BASE=0x40200000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]4CONFIG_SYS_MALLOC_LEN=0x2000000
Simon Glass035939e2021-07-10 21:14:30 -0600[diff] [blame]5CONFIG_SPL_GPIO=y
Teresa Remmet82750c22020-08-21 09:55:53 +0200[diff] [blame]6CONFIG_SPL_LIBCOMMON_SUPPORT=y
7CONFIG_SPL_LIBGENERIC_SUPPORT=y
Teresa Remmet82750c22020-08-21 09:55:53 +0200[diff] [blame]8CONFIG_ENV_SIZE=0x10000
9CONFIG_ENV_OFFSET=0x3C0000
Teresa Remmet82750c22020-08-21 09:55:53 +0200[diff] [blame]10CONFIG_DM_GPIO=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]11CONFIG_DEFAULT_DEVICE_TREE="phycore-imx8mm"
Teresa Remmet82750c22020-08-21 09:55:53 +0200[diff] [blame]12CONFIG_SPL_TEXT_BASE=0x7E1000
13CONFIG_TARGET_PHYCORE_IMX8MM=y
Simon Glassb58bfe02021-08-08 12:20:09 -0600[diff] [blame]14CONFIG_SPL_MMC=y
Simon Glassf4d60392021-08-08 12:20:12 -0600[diff] [blame]15CONFIG_SPL_SERIAL=y
Simon Glass284cb9c2021-07-10 21:14:31 -0600[diff] [blame]16CONFIG_SPL_DRIVERS_MISC=y
Teresa Remmet82750c22020-08-21 09:55:53 +0200[diff] [blame]17CONFIG_SPL=y
18CONFIG_ENV_OFFSET_REDUND=0x3E0000
Tom Rini0997ee02021-08-23 10:25:31 -0400[diff] [blame]19CONFIG_SYS_LOAD_ADDR=0x40480000
Teresa Remmet82750c22020-08-21 09:55:53 +0200[diff] [blame]20CONFIG_FIT=y
21CONFIG_FIT_EXTERNAL_OFFSET=0x3000
22CONFIG_SPL_LOAD_FIT=y
Teresa Remmetb93fc942021-10-06 11:56:54 +0200[diff] [blame]23# CONFIG_USE_SPL_FIT_GENERATOR is not set
Teresa Remmet82750c22020-08-21 09:55:53 +0200[diff] [blame]24CONFIG_OF_SYSTEM_SETUP=y
Tom Rini5ddf1722021-11-10 09:11:40 -0500[diff] [blame]25CONFIG_USE_BOOTCOMMAND=y
26CONFIG_BOOTCOMMAND="mmc dev ${mmcdev}; if mmc rescan; then if run loadimage; then run mmcboot; else run netboot; fi; fi;"
Teresa Remmet82750c22020-08-21 09:55:53 +0200[diff] [blame]27CONFIG_DEFAULT_FDT_FILE="oftree"
28CONFIG_BOARD_LATE_INIT=y
29CONFIG_SPL_BOARD_INIT=y
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]30CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR=y
31CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0x300
Simon Glassbccfc2e2021-07-10 21:14:36 -0600[diff] [blame]32CONFIG_SPL_I2C=y
Simon Glasse91ac4c2021-07-10 21:14:24 -0600[diff] [blame]33CONFIG_SPL_POWER=y
Teresa Remmeta4f01882021-10-06 11:56:52 +0200[diff] [blame]34CONFIG_SPL_SPI_FLASH_MTD=y
Simon Glass1ba1d4e2021-07-10 21:14:28 -0600[diff] [blame]35CONFIG_SPL_WATCHDOG=y
Teresa Remmet82750c22020-08-21 09:55:53 +0200[diff] [blame]36CONFIG_HUSH_PARSER=y
37CONFIG_SYS_PROMPT="u-boot=> "
Tom Riniba5c2b02022-05-11 16:21:06 -0400[diff] [blame]38CONFIG_SYS_MAXARGS=64
Tom Riniae17fa32022-05-11 18:01:06 -0400[diff] [blame^]39CONFIG_SYS_CBSIZE=2048
Tom Rinicbfa1392022-05-11 17:38:09 -0400[diff] [blame]40CONFIG_SYS_PBSIZE=2074
Teresa Remmet82750c22020-08-21 09:55:53 +0200[diff] [blame]41# CONFIG_CMD_EXPORTENV is not set
42# CONFIG_CMD_IMPORTENV is not set
43# CONFIG_CMD_CRC32 is not set
44CONFIG_CMD_EEPROM=y
Tom Rinifaed5672021-08-17 17:59:45 -0400[diff] [blame]45CONFIG_SYS_I2C_EEPROM_ADDR_LEN=2
46CONFIG_SYS_EEPROM_SIZE=4096
47CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=5
48CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
Teresa Remmetdf2c5a02021-10-06 11:56:53 +0200[diff] [blame]49CONFIG_CMD_CLK=y
Teresa Remmet82750c22020-08-21 09:55:53 +0200[diff] [blame]50CONFIG_CMD_FUSE=y
51CONFIG_CMD_GPIO=y
52CONFIG_CMD_I2C=y
53CONFIG_CMD_MMC=y
Teresa Remmeta4f01882021-10-06 11:56:52 +0200[diff] [blame]54CONFIG_CMD_SF_TEST=y
Teresa Remmet82750c22020-08-21 09:55:53 +0200[diff] [blame]55CONFIG_CMD_DHCP=y
56CONFIG_CMD_MII=y
57CONFIG_CMD_PING=y
58CONFIG_CMD_CACHE=y
59CONFIG_CMD_REGULATOR=y
60CONFIG_CMD_EXT2=y
61CONFIG_CMD_EXT4=y
62CONFIG_CMD_EXT4_WRITE=y
63CONFIG_CMD_FAT=y
64CONFIG_OF_CONTROL=y
65CONFIG_SPL_OF_CONTROL=y
66CONFIG_ENV_OVERWRITE=y
67CONFIG_ENV_IS_IN_MMC=y
68CONFIG_SYS_REDUNDAND_ENVIRONMENT=y
69CONFIG_SYS_RELOC_GD_ENV_ADDR=y
70CONFIG_SYS_MMC_ENV_DEV=2
71CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y
72CONFIG_SPL_DM=y
73CONFIG_SPL_CLK_COMPOSITE_CCF=y
74CONFIG_CLK_COMPOSITE_CCF=y
75CONFIG_SPL_CLK_IMX8MM=y
76CONFIG_CLK_IMX8MM=y
77CONFIG_MXC_GPIO=y
78CONFIG_DM_I2C=y
Teresa Remmet82750c22020-08-21 09:55:53 +0200[diff] [blame]79CONFIG_MISC=y
80CONFIG_I2C_EEPROM=y
81CONFIG_SYS_I2C_EEPROM_ADDR=0x51
Teresa Remmet82750c22020-08-21 09:55:53 +0200[diff] [blame]82CONFIG_SUPPORT_EMMC_BOOT=y
83CONFIG_MMC_IO_VOLTAGE=y
84CONFIG_MMC_UHS_SUPPORT=y
85CONFIG_MMC_HS400_ES_SUPPORT=y
86CONFIG_MMC_HS400_SUPPORT=y
Tom Rinid479a9f2021-11-07 22:59:37 -0500[diff] [blame]87CONFIG_FSL_USDHC=y
Teresa Remmeta4f01882021-10-06 11:56:52 +0200[diff] [blame]88CONFIG_MTD=y
89CONFIG_DM_MTD=y
90CONFIG_DM_SPI_FLASH=y
91CONFIG_SF_DEFAULT_BUS=3
Teresa Remmeta4f01882021-10-06 11:56:52 +0200[diff] [blame]92CONFIG_SF_DEFAULT_SPEED=80000000
93CONFIG_SPI_FLASH_BAR=y
94CONFIG_SPI_FLASH_MACRONIX=y
95CONFIG_SPI_FLASH_SPANSION=y
96CONFIG_SPI_FLASH_STMICRO=y
97CONFIG_SPI_FLASH_SST=y
98CONFIG_SPI_FLASH_WINBOND=y
99# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
100CONFIG_SPI_FLASH_MTD=y
Teresa Remmet82750c22020-08-21 09:55:53 +0200[diff] [blame]101CONFIG_PHYLIB=y
102CONFIG_PHY_TI_DP83867=y
103CONFIG_DM_ETH=y
104CONFIG_PHY_GIGE=y
105CONFIG_FEC_MXC=y
106CONFIG_MII=y
107CONFIG_PINCTRL=y
108CONFIG_SPL_PINCTRL=y
109CONFIG_PINCTRL_IMX8M=y
110CONFIG_DM_REGULATOR=y
111CONFIG_DM_REGULATOR_FIXED=y
112CONFIG_DM_REGULATOR_GPIO=y
113CONFIG_MXC_UART=y
Teresa Remmeta4f01882021-10-06 11:56:52 +0200[diff] [blame]114CONFIG_SPI=y
115CONFIG_DM_SPI=y
116CONFIG_NXP_FSPI=y
Teresa Remmet82750c22020-08-21 09:55:53 +0200[diff] [blame]117CONFIG_SYSRESET=y
118CONFIG_SPL_SYSRESET=y
119CONFIG_SYSRESET_PSCI=y
120CONFIG_SYSRESET_WATCHDOG=y
121CONFIG_DM_THERMAL=y
122CONFIG_IMX_WATCHDOG=y