Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / ae17df27d9f6782a37be392f73eadad34689a976 / . / configs / chromebook_link_defconfig
blob: 91e902f8a6455cc0a673f7aec6daab78797b066c [file] [log] [blame]
Simon Glass0b36ecd2014-11-12 22:42:07 -0700[diff] [blame]1CONFIG_X86=y
Simon Glass062b9b62015-09-08 17:52:45 -0600[diff] [blame]2CONFIG_SYS_MALLOC_F_LEN=0x1800
Simon Glass9afcd962016-01-17 16:11:45 -0700[diff] [blame]3CONFIG_DM_I2C=y
Bin Meng03b341b2015-04-27 23:22:24 +0800[diff] [blame]4CONFIG_VENDOR_GOOGLE=y
Simon Glass0b36ecd2014-11-12 22:42:07 -0700[diff] [blame]5CONFIG_DEFAULT_DEVICE_TREE="chromebook_link"
Joe Hershbergera274ded2015-05-12 14:46:24 -0500[diff] [blame]6CONFIG_TARGET_CHROMEBOOK_LINK=y
Bin Meng21666cf2015-10-11 21:37:36 -0700[diff] [blame]7CONFIG_ENABLE_MRC_CACHE=y
Bin Meng6dd8ddc2016-03-21 06:47:40 -0700[diff] [blame]8CONFIG_HAVE_MRC=y
Simon Glassb4974c42016-01-17 16:11:23 -0700[diff] [blame]9CONFIG_SMP=y
Bin Meng4de38862015-07-06 16:31:33 +0800[diff] [blame]10CONFIG_HAVE_VGA_BIOS=y
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]11CONFIG_FIT=y
Simon Glassc08ebf62016-02-22 22:55:40 -0700[diff] [blame]12CONFIG_BOOTSTAGE=y
13CONFIG_BOOTSTAGE_REPORT=y
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]14CONFIG_HUSH_PARSER=y
Simon Glassb4974c42016-01-17 16:11:23 -0700[diff] [blame]15CONFIG_CMD_CPU=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]16# CONFIG_CMD_IMLS is not set
17# CONFIG_CMD_FLASH is not set
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]18CONFIG_CMD_SF=y
19CONFIG_CMD_SPI=y
20CONFIG_CMD_USB=y
Thomas Chou3a077cd2015-11-11 21:39:33 +0800[diff] [blame]21CONFIG_CMD_GPIO=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]22# CONFIG_CMD_SETEXPR is not set
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]23CONFIG_CMD_DHCP=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]24# CONFIG_CMD_NFS is not set
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]25CONFIG_CMD_PING=y
26CONFIG_CMD_TIME=y
Joe Hershberger17491a82015-06-22 16:15:29 -0500[diff] [blame]27CONFIG_CMD_BOOTSTAGE=y
Simon Glass347a6222015-08-22 18:31:39 -0600[diff] [blame]28CONFIG_CMD_TPM=y
Simon Glass81ab5472015-08-22 18:31:43 -0600[diff] [blame]29CONFIG_CMD_TPM_TEST=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]30CONFIG_CMD_EXT2=y
31CONFIG_CMD_EXT4=y
32CONFIG_CMD_EXT4_WRITE=y
33CONFIG_CMD_FAT=y
34CONFIG_CMD_FS_GENERIC=y
Joe Hershbergera274ded2015-05-12 14:46:24 -0500[diff] [blame]35CONFIG_OF_CONTROL=y
Simon Glass20c6a182016-01-17 16:11:49 -0700[diff] [blame]36CONFIG_REGMAP=y
37CONFIG_SYSCON=y
Simon Glassb4974c42016-01-17 16:11:23 -0700[diff] [blame]38CONFIG_CPU=y
Simon Glass9afcd962016-01-17 16:11:45 -0700[diff] [blame]39CONFIG_SYS_I2C_INTEL=y
Simon Glassdfb7c6c2015-07-27 15:47:22 -0600[diff] [blame]40CONFIG_CMD_CROS_EC=y
41CONFIG_CROS_EC=y
42CONFIG_CROS_EC_LPC=y
Bin Meng63c10982015-09-28 05:14:15 -0700[diff] [blame]43CONFIG_SPI_FLASH=y
Bin Meng27f5b192015-11-25 05:34:54 -0800[diff] [blame]44CONFIG_SPI_FLASH_GIGADEVICE=y
45CONFIG_SPI_FLASH_MACRONIX=y
46CONFIG_SPI_FLASH_WINBOND=y
Bin Meng63c10982015-09-28 05:14:15 -0700[diff] [blame]47CONFIG_DM_PCI=y
48CONFIG_DM_RTC=y
Simon Glassf2dd4702015-10-18 19:51:27 -0600[diff] [blame]49CONFIG_DEBUG_UART=y
50CONFIG_DEBUG_UART_BASE=0x3f8
51CONFIG_DEBUG_UART_CLOCK=1843200
52CONFIG_DEBUG_UART_BOARD_INIT=y
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]53CONFIG_SYS_NS16550=y
Bin Meng72a049d2015-11-25 05:34:53 -0800[diff] [blame]54CONFIG_ICH_SPI=y
Bin Meng38de0202015-11-13 00:11:22 -0800[diff] [blame]55CONFIG_TIMER=y
Simon Glass8b6216a2015-08-22 18:31:20 -0600[diff] [blame]56CONFIG_TPM_TIS_LPC=y
Simon Glass28debcd2016-01-17 16:11:43 -0700[diff] [blame]57CONFIG_USB=y
58CONFIG_DM_USB=y
Joe Hershbergera274ded2015-05-12 14:46:24 -0500[diff] [blame]59CONFIG_VIDEO_VESA=y
Joe Hershberger17491a82015-06-22 16:15:29 -0500[diff] [blame]60CONFIG_FRAMEBUFFER_SET_VESA_MODE=y
61CONFIG_FRAMEBUFFER_VESA_MODE_11A=y
62CONFIG_USE_PRIVATE_LIBGCC=y
Simon Glass8b6216a2015-08-22 18:31:20 -0600[diff] [blame]63CONFIG_TPM=y