blob: c218a8b547fb03cfc4dd84d3b95b34f1dfa27a75 [file] [log] [blame]
Simon Glassf874fdc2015-08-30 16:55:43 -06001#
2# Copyright (C) 2015 Google. Inc
3# Written by Simon Glass <sjg@chromium.org>
4#
5# SPDX-License-Identifier: GPL-2.0+
6#
7
8U-Boot on Rockchip
9==================
10
11There are several repositories available with versions of U-Boot that support
12many Rockchip devices [1] [2].
13
14The current mainline support is experimental only and is not useful for
15anything. It should provide a base on which to build.
16
Simon Glass419bf142016-01-21 19:45:25 -070017So far only support for the RK3288 and RK3036 is provided.
Simon Glassf874fdc2015-08-30 16:55:43 -060018
19
20Prerequisites
21=============
22
23You will need:
24
Simon Glass419bf142016-01-21 19:45:25 -070025 - Firefly RK3288 board or something else with a supported RockChip SoC
Simon Glassf874fdc2015-08-30 16:55:43 -060026 - Power connection to 5V using the supplied micro-USB power cable
27 - Separate USB serial cable attached to your computer and the Firefly
28 (connect to the micro-USB connector below the logo)
29 - rkflashtool [3]
30 - openssl (sudo apt-get install openssl)
31 - Serial UART connection [4]
32 - Suitable ARM cross compiler, e.g.:
33 sudo apt-get install gcc-4.7-arm-linux-gnueabi
34
35
36Building
37========
38
Xu Ziyuan3da09a82016-07-05 18:06:30 +080039At present four RK3288 boards are supported:
Simon Glassf874fdc2015-08-30 16:55:43 -060040
41 - Firefly RK3288 - use firefly-rk3288 configuration
Simon Glasse513abb2016-01-21 19:45:24 -070042 - Radxa Rock 2 - use rock2 configuration
Simon Glass419bf142016-01-21 19:45:25 -070043 - Hisense Chromebook - use chromebook_jerry configuration
Xu Ziyuan3da09a82016-07-05 18:06:30 +080044 - EVB RK3288 - use evb-rk3288 configuration
Simon Glassf874fdc2015-08-30 16:55:43 -060045
Simon Glass419bf142016-01-21 19:45:25 -070046Two RK3036 board are supported:
huang lin86d0a902015-11-17 14:20:31 +080047
Simon Glass419bf142016-01-21 19:45:25 -070048 - EVB RK3036 - use evb-rk3036 configuration
49 - Kylin - use kylin_rk3036 configuration
huang lin86d0a902015-11-17 14:20:31 +080050
Simon Glassf874fdc2015-08-30 16:55:43 -060051For example:
52
53 CROSS_COMPILE=arm-linux-gnueabi- make O=firefly firefly-rk3288_defconfig all
54
55(or you can use another cross compiler if you prefer)
56
Simon Glassf874fdc2015-08-30 16:55:43 -060057
58Writing to the board with USB
59=============================
60
61For USB to work you must get your board into ROM boot mode, either by erasing
62your MMC or (perhaps) holding the recovery button when you boot the board.
63To erase your MMC, you can boot into Linux and type (as root)
64
65 dd if=/dev/zero of=/dev/mmcblk0 bs=1M
66
67Connect your board's OTG port to your computer.
68
69To create a suitable image and write it to the board:
70
Jeffy Chen0510e2b2015-11-27 12:07:18 +080071 ./firefly-rk3288/tools/mkimage -n rk3288 -T rkimage -d \
Simon Glass1510ffe2015-08-30 16:55:52 -060072 ./firefly-rk3288/spl/u-boot-spl-dtb.bin out && \
Simon Glassf874fdc2015-08-30 16:55:43 -060073 cat out | openssl rc4 -K 7c4e0304550509072d2c7b38170d1711 | rkflashtool l
74
75If all goes well you should something like:
76
77 U-Boot SPL 2015.07-rc1-00383-ge345740-dirty (Jun 03 2015 - 10:06:49)
78 Card did not respond to voltage select!
79 spl: mmc init failed with error: -17
80 ### ERROR ### Please RESET the board ###
81
82You will need to reset the board before each time you try. Yes, that's all
83it does so far. If support for the Rockchip USB protocol or DFU were added
84in SPL then we could in principle load U-Boot and boot to a prompt from USB
85as several other platforms do. However it does not seem to be possible to
86use the existing boot ROM code from SPL.
87
88
89Booting from an SD card
90=======================
91
92To write an image that boots from an SD card (assumed to be /dev/sdc):
93
Jeffy Chen0510e2b2015-11-27 12:07:18 +080094 ./firefly-rk3288/tools/mkimage -n rk3288 -T rksd -d \
Simon Glass1510ffe2015-08-30 16:55:52 -060095 firefly-rk3288/spl/u-boot-spl-dtb.bin out && \
96 sudo dd if=out of=/dev/sdc seek=64 && \
Simon Glassf874fdc2015-08-30 16:55:43 -060097 sudo dd if=firefly-rk3288/u-boot-dtb.img of=/dev/sdc seek=256
98
99This puts the Rockchip header and SPL image first and then places the U-Boot
100image at block 256 (i.e. 128KB from the start of the SD card). This
101corresponds with this setting in U-Boot:
102
103 #define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 256
104
105Put this SD (or micro-SD) card into your board and reset it. You should see
106something like:
107
Simon Glass419bf142016-01-21 19:45:25 -0700108 U-Boot 2016.01-rc2-00309-ge5bad3b-dirty (Jan 02 2016 - 23:41:59 -0700)
Simon Glassf874fdc2015-08-30 16:55:43 -0600109
Simon Glass419bf142016-01-21 19:45:25 -0700110 Model: Radxa Rock 2 Square
Simon Glassf874fdc2015-08-30 16:55:43 -0600111 DRAM: 2 GiB
Simon Glass419bf142016-01-21 19:45:25 -0700112 MMC: dwmmc@ff0f0000: 0, dwmmc@ff0c0000: 1
113 *** Warning - bad CRC, using default environment
Simon Glassf874fdc2015-08-30 16:55:43 -0600114
Simon Glass419bf142016-01-21 19:45:25 -0700115 In: serial
116 Out: vop@ff940000.vidconsole
117 Err: serial
118 Net: Net Initialization Skipped
119 No ethernet found.
120 Hit any key to stop autoboot: 0
Simon Glassf874fdc2015-08-30 16:55:43 -0600121 =>
122
Xu Ziyuan5401eb82016-07-12 19:09:49 +0800123The rockchip bootrom can load and boot an initial spl, then continue to
124load a second-level bootloader(ie. U-BOOT) as soon as it returns to bootrom.
125Therefore RK3288 has another loading sequence like RK3036. The option of
126U-Boot is controlled with this setting in U-Boot:
127
128 #define CONFIG_ROCKCHIP_SPL_BACK_TO_BROM
129
130You can create the image via the following operations:
131
132 ./firefly-rk3288/tools/mkimage -n rk3288 -T rksd -d \
133 firefly-rk3288/spl/u-boot-spl-dtb.bin out && \
134 cat firefly-rk3288/u-boot-dtb.bin >> out && \
135 sudo dd if=out of=/dev/sdc seek=64
136
Simon Glass419bf142016-01-21 19:45:25 -0700137If you have an HDMI cable attached you should see a video console.
138
huang lin86d0a902015-11-17 14:20:31 +0800139For evb_rk3036 board:
Jeffy Chen0510e2b2015-11-27 12:07:18 +0800140 ./evb-rk3036/tools/mkimage -n rk3036 -T rksd -d evb-rk3036/spl/u-boot-spl.bin out && \
huang lin86d0a902015-11-17 14:20:31 +0800141 cat evb-rk3036/u-boot-dtb.bin >> out && \
142 sudo dd if=out of=/dev/sdc seek=64
143
144Note: rk3036 SDMMC and debug uart use the same iomux, so if you boot from SD, the
145 debug uart must be disabled
Simon Glassf874fdc2015-08-30 16:55:43 -0600146
Xu Ziyuanadd8d492016-07-18 09:56:46 +0800147Using fastboot on rk3288
148========================
149- Define GPT partition layout like kylin_rk3036(see include/configs/kylin_rk3036.h)
150- Write GPT partition layout to mmc device which fastboot want to use it to
151store the image
152
153 => gpt write mmc 1 $partitions
154
155- Invoke fastboot command to prepare
156
157 => fastboot 1
158
159- Start fastboot request on PC
160
161 fastboot -i 0x2207 flash loader evb-rk3288/spl/u-boot-spl-dtb.bin
162
163You should see something like:
164
165 => fastboot 1
166 WARNING: unknown variable: partition-type:loader
167 Starting download of 357796 bytes
168 ..
169 downloading of 357796 bytes finished
170 Flashing Raw Image
171 ........ wrote 357888 bytes to 'loader'
172
Simon Glassf874fdc2015-08-30 16:55:43 -0600173Booting from SPI
174================
175
176To write an image that boots from SPI flash (e.g. for the Haier Chromebook):
177
Simon Glass2ac46482015-12-29 05:22:45 -0700178 ./chromebook_jerry/tools/mkimage -n rk3288 -T rkspi \
179 -d chromebook_jerry/spl/u-boot-spl-dtb.bin spl.bin && \
180 dd if=spl.bin of=spl-out.bin bs=128K conv=sync && \
181 cat spl-out.bin chromebook_jerry/u-boot-dtb.img >out.bin && \
Simon Glassf874fdc2015-08-30 16:55:43 -0600182 dd if=out.bin of=out.bin.pad bs=4M conv=sync
183
184This converts the SPL image to the required SPI format by adding the Rockchip
185header and skipping every 2KB block. Then the U-Boot image is written at
186offset 128KB and the whole image is padded to 4MB which is the SPI flash size.
187The position of U-Boot is controlled with this setting in U-Boot:
188
189 #define CONFIG_SYS_SPI_U_BOOT_OFFS (128 << 10)
190
191If you have a Dediprog em100pro connected then you can write the image with:
192
193 sudo em100 -s -c GD25LQ32 -d out.bin.pad -r
194
195When booting you should see something like:
196
197 U-Boot SPL 2015.07-rc2-00215-g9a58220-dirty (Jun 23 2015 - 12:11:32)
198
199
200 U-Boot 2015.07-rc2-00215-g9a58220-dirty (Jun 23 2015 - 12:11:32 -0600)
201
202 Model: Google Jerry
203 DRAM: 2 GiB
204 MMC:
205 Using default environment
206
207 In: serial@ff690000
208 Out: serial@ff690000
209 Err: serial@ff690000
210 =>
211
212
213Future work
214===========
215
216Immediate priorities are:
217
Simon Glassf874fdc2015-08-30 16:55:43 -0600218- USB host
219- USB device
Simon Glass419bf142016-01-21 19:45:25 -0700220- Run CPU at full speed (code exists but we only see ~60 DMIPS maximum)
Simon Glassf874fdc2015-08-30 16:55:43 -0600221- Ethernet
222- NAND flash
223- Support for other Rockchip parts
224- Boot U-Boot proper over USB OTG (at present only SPL works)
225
226
227Development Notes
228=================
229
230There are plenty of patches in the links below to help with this work.
231
232[1] https://github.com/rkchrome/uboot.git
233[2] https://github.com/linux-rockchip/u-boot-rockchip.git branch u-boot-rk3288
234[3] https://github.com/linux-rockchip/rkflashtool.git
235[4] http://wiki.t-firefly.com/index.php/Firefly-RK3288/Serial_debug/en
236
237rkimage
238-------
239
240rkimage.c produces an SPL image suitable for sending directly to the boot ROM
241over USB OTG. This is a very simple format - just the string RK32 (as 4 bytes)
242followed by u-boot-spl-dtb.bin.
243
244The boot ROM loads image to 0xff704000 which is in the internal SRAM. The SRAM
245starts at 0xff700000 and extends to 0xff718000 where we put the stack.
246
247rksd
248----
249
250rksd.c produces an image consisting of 32KB of empty space, a header and
251u-boot-spl-dtb.bin. The header is defined by 'struct header0_info' although
252most of the fields are unused by U-Boot. We just need to specify the
253signature, a flag and the block offset and size of the SPL image.
254
255The header occupies a single block but we pad it out to 4 blocks. The header
256is encoding using RC4 with the key 7c4e0304550509072d2c7b38170d1711. The SPL
257image can be encoded too but we don't do that.
258
259The maximum size of u-boot-spl-dtb.bin which the boot ROM will read is 32KB,
260or 0x40 blocks. This is a severe and annoying limitation. There may be a way
261around this limitation, since there is plenty of SRAM, but at present the
262board refuses to boot if this limit is exceeded.
263
264The image produced is padded up to a block boundary (512 bytes). It should be
265written to the start of an SD card using dd.
266
267Since this image is set to load U-Boot from the SD card at block offset,
268CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR, dd should be used to write
269u-boot-dtb.img to the SD card at that offset. See above for instructions.
270
271rkspi
272-----
273
274rkspi.c produces an image consisting of a header and u-boot-spl-dtb.bin. The
275resulting image is then spread out so that only the first 2KB of each 4KB
276sector is used. The header is the same as with rksd and the maximum size is
277also 32KB (before spreading). The image should be written to the start of
278SPI flash.
279
280See above for instructions on how to write a SPI image.
281
Simon Glassb42f7e42016-01-21 19:45:08 -0700282rkmux.py
283--------
284
285You can use this script to create #defines for SoC register access. See the
286script for usage.
287
Simon Glassf874fdc2015-08-30 16:55:43 -0600288
289Device tree and driver model
290----------------------------
291
292Where possible driver model is used to provide a structure to the
293functionality. Device tree is used for configuration. However these have an
294overhead and in SPL with a 32KB size limit some shortcuts have been taken.
295In general all Rockchip drivers should use these features, with SPL-specific
296modifications where required.
297
298
299--
300Simon Glass <sjg@chromium.org>
30124 June 2015