Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / ac73f47476abd12c12830c464a096d0313e82d11 / . / configs / nanopi-r5s-rk3568_defconfig
blob: 2736d382a3521abdd3c1b6f1ec29896959ad2b30 [file] [log] [blame]
Tianling Shenc900ba82023-05-30 15:11:21 +0800[diff] [blame]1CONFIG_ARM=y
2CONFIG_SKIP_LOWLEVEL_INIT=y
Jonas Karlmanac800512023-08-02 19:59:33 +0000[diff] [blame]3CONFIG_SYS_HAS_NONCACHED_MEMORY=y
Tianling Shenc900ba82023-05-30 15:11:21 +0800[diff] [blame]4CONFIG_COUNTER_FREQUENCY=24000000
5CONFIG_ARCH_ROCKCHIP=y
6CONFIG_TEXT_BASE=0x00a00000
7CONFIG_SPL_LIBCOMMON_SUPPORT=y
8CONFIG_SPL_LIBGENERIC_SUPPORT=y
9CONFIG_NR_DRAM_BANKS=2
10CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
11CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0xc00000
12CONFIG_DEFAULT_DEVICE_TREE="rk3568-nanopi-r5s"
13CONFIG_ROCKCHIP_RK3568=y
14CONFIG_SPL_ROCKCHIP_COMMON_BOARD=y
15CONFIG_SPL_SERIAL=y
16CONFIG_SPL_STACK_R_ADDR=0x600000
Tianling Shenc900ba82023-05-30 15:11:21 +0800[diff] [blame]17CONFIG_SPL_STACK=0x400000
18CONFIG_DEBUG_UART_BASE=0xFE660000
19CONFIG_DEBUG_UART_CLOCK=24000000
20CONFIG_SYS_LOAD_ADDR=0xc00800
Jonas Karlmanac800512023-08-02 19:59:33 +0000[diff] [blame]21CONFIG_PCI=y
Tianling Shenc900ba82023-05-30 15:11:21 +0800[diff] [blame]22CONFIG_DEBUG_UART=y
23CONFIG_FIT=y
24CONFIG_FIT_VERBOSE=y
Jonas Karlman6c8ecef2023-08-02 19:49:46 +0000[diff] [blame]25CONFIG_SPL_FIT_SIGNATURE=y
Tianling Shenc900ba82023-05-30 15:11:21 +0800[diff] [blame]26CONFIG_SPL_LOAD_FIT=y
Jonas Karlman6c8ecef2023-08-02 19:49:46 +0000[diff] [blame]27CONFIG_LEGACY_IMAGE_FORMAT=y
Tianling Shenc900ba82023-05-30 15:11:21 +0800[diff] [blame]28CONFIG_DEFAULT_FDT_FILE="rockchip/rk3568-nanopi-r5s.dtb"
29# CONFIG_DISPLAY_CPUINFO is not set
30CONFIG_DISPLAY_BOARDINFO_LATE=y
31CONFIG_SPL_MAX_SIZE=0x40000
32CONFIG_SPL_PAD_TO=0x7f8000
33CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
34CONFIG_SPL_BSS_START_ADDR=0x4000000
35CONFIG_SPL_BSS_MAX_SIZE=0x4000
36# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
37# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
38CONFIG_SPL_STACK_R=y
39CONFIG_SPL_ATF=y
40CONFIG_CMD_GPIO=y
41CONFIG_CMD_GPT=y
42CONFIG_CMD_I2C=y
43CONFIG_CMD_MMC=y
Jonas Karlmanac800512023-08-02 19:59:33 +0000[diff] [blame]44CONFIG_CMD_PCI=y
Tianling Shenc900ba82023-05-30 15:11:21 +0800[diff] [blame]45CONFIG_CMD_USB=y
46CONFIG_CMD_PMIC=y
47CONFIG_CMD_REGULATOR=y
48# CONFIG_SPL_DOS_PARTITION is not set
49CONFIG_SPL_OF_CONTROL=y
50CONFIG_OF_LIVE=y
Jonas Karlman6c8ecef2023-08-02 19:49:46 +0000[diff] [blame]51CONFIG_OF_SPL_REMOVE_PROPS="clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
Tianling Shenc900ba82023-05-30 15:11:21 +0800[diff] [blame]52CONFIG_SPL_DM_WARN=y
Jonas Karlman6c8ecef2023-08-02 19:49:46 +0000[diff] [blame]53CONFIG_SPL_DM_SEQ_ALIAS=y
Tianling Shenc900ba82023-05-30 15:11:21 +0800[diff] [blame]54CONFIG_SPL_REGMAP=y
55CONFIG_SPL_SYSCON=y
56CONFIG_SPL_CLK=y
57CONFIG_ROCKCHIP_GPIO=y
58CONFIG_SYS_I2C_ROCKCHIP=y
59CONFIG_MISC=y
60CONFIG_SUPPORT_EMMC_RPMB=y
Jonas Karlman6c8ecef2023-08-02 19:49:46 +0000[diff] [blame]61CONFIG_MMC_HS200_SUPPORT=y
62CONFIG_SPL_MMC_HS200_SUPPORT=y
Tianling Shenc900ba82023-05-30 15:11:21 +0800[diff] [blame]63CONFIG_MMC_DW=y
64CONFIG_MMC_DW_ROCKCHIP=y
65CONFIG_MMC_SDHCI=y
66CONFIG_MMC_SDHCI_SDMA=y
67CONFIG_MMC_SDHCI_ROCKCHIP=y
Jonas Karlmand21f0092023-10-01 19:17:21 +0000[diff] [blame]68CONFIG_PHY_REALTEK=y
69CONFIG_DWC_ETH_QOS=y
70CONFIG_DWC_ETH_QOS_ROCKCHIP=y
Jonas Karlmanac800512023-08-02 19:59:33 +0000[diff] [blame]71CONFIG_RTL8169=y
72CONFIG_NVME_PCI=y
73CONFIG_PCIE_DW_ROCKCHIP=y
Tianling Shenc900ba82023-05-30 15:11:21 +0800[diff] [blame]74CONFIG_PHY_ROCKCHIP_INNO_USB2=y
75CONFIG_PHY_ROCKCHIP_NANENG_COMBOPHY=y
Jonas Karlman6c8ecef2023-08-02 19:49:46 +0000[diff] [blame]76CONFIG_SPL_PINCTRL=y
Tianling Shenc900ba82023-05-30 15:11:21 +0800[diff] [blame]77CONFIG_DM_PMIC=y
78CONFIG_PMIC_RK8XX=y
Tianling Shenc900ba82023-05-30 15:11:21 +0800[diff] [blame]79CONFIG_REGULATOR_RK8XX=y
80CONFIG_PWM_ROCKCHIP=y
81CONFIG_SPL_RAM=y
82CONFIG_BAUDRATE=1500000
83CONFIG_DEBUG_UART_SHIFT=2
84CONFIG_SYS_NS16550_MEM32=y
85CONFIG_SYSRESET=y
Tianling Shenc900ba82023-05-30 15:11:21 +0800[diff] [blame]86CONFIG_USB=y
87CONFIG_USB_XHCI_HCD=y
Tianling Shenc900ba82023-05-30 15:11:21 +0800[diff] [blame]88CONFIG_USB_EHCI_HCD=y
89CONFIG_USB_EHCI_GENERIC=y
90CONFIG_USB_OHCI_HCD=y
91CONFIG_USB_OHCI_GENERIC=y
92CONFIG_USB_DWC3=y
Jonas Karlmand0de5dc2023-07-30 22:59:59 +0000[diff] [blame]93CONFIG_USB_DWC3_GENERIC=y
Tianling Shenc900ba82023-05-30 15:11:21 +0800[diff] [blame]94CONFIG_ERRNO_STR=y