blob: 5a916600ed62f41504af078a40b0a9deb761d9d1 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Jon Loeliger5c8aa972006-04-26 17:58:56 -05002/*
3 * (C) Copyright 2000-2002
4 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
5 *
6 * (C) Copyright 2002 (440 port)
7 * Scott McNutt, Artesyn Communication Producs, smcnutt@artsyncp.com
8 *
9 * (C) Copyright 2003 Motorola Inc. (MPC85xx port)
10 * Xianghua Xiao (X.Xiao@motorola.com)
11 *
Jon Loeliger11c99582007-08-02 14:42:20 -050012 * (C) Copyright 2004, 2007 Freescale Semiconductor. (MPC86xx Port)
Jon Loeliger8827a732006-05-31 13:55:35 -050013 * Jeff Brown
Jon Loeliger5c8aa972006-04-26 17:58:56 -050014 * Srikanth Srinivasan (srikanth.srinivasan@freescale.com)
Jon Loeliger5c8aa972006-04-26 17:58:56 -050015 */
16
17#include <common.h>
Simon Glass9b61c7c2019-11-14 12:57:41 -070018#include <irq_func.h>
Simon Glass0f2af882020-05-10 11:40:05 -060019#include <log.h>
Jon Loeliger5c8aa972006-04-26 17:58:56 -050020#include <mpc86xx.h>
21#include <command.h>
Simon Glassa9dc0682019-12-28 10:44:59 -070022#include <time.h>
Jon Loeliger5c8aa972006-04-26 17:58:56 -050023#include <asm/processor.h>
John Schmollera9cecd52011-03-10 16:09:26 -060024#ifdef CONFIG_POST
25#include <post.h>
26#endif
Simon Glass6b9f0102020-05-10 11:40:06 -060027#include <asm/ptrace.h>
Jon Loeliger5c8aa972006-04-26 17:58:56 -050028
Tom Rinice103982017-08-13 22:44:37 -040029void interrupt_init_cpu(unsigned *decrementer_count)
Jon Loeliger5c8aa972006-04-26 17:58:56 -050030{
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020031 volatile immap_t *immr = (immap_t *)CONFIG_SYS_IMMR;
Kumar Galabc1a0b42008-08-19 15:05:34 -050032 volatile ccsr_pic_t *pic = &immr->im_pic;
Jon Loeliger5c8aa972006-04-26 17:58:56 -050033
John Schmollera9cecd52011-03-10 16:09:26 -060034#ifdef CONFIG_POST
35 /*
36 * The POST word is stored in the PIC's TFRR register which gets
37 * cleared when the PIC is reset. Save it off so we can restore it
38 * later.
39 */
40 ulong post_word = post_word_load();
41#endif
42
Kumar Galabc1a0b42008-08-19 15:05:34 -050043 pic->gcr = MPC86xx_PICGCR_RST;
44 while (pic->gcr & MPC86xx_PICGCR_RST)
45 ;
46 pic->gcr = MPC86xx_PICGCR_MODE;
Jon Loeliger5c8aa972006-04-26 17:58:56 -050047
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020048 *decrementer_count = get_tbclk() / CONFIG_SYS_HZ;
Christophe Leroy4a4750b2017-07-13 15:10:08 +020049 debug("interrupt init: tbclk() = %ld MHz, decrementer_count = %d\n",
Jon Loeligera1295442006-08-22 12:06:18 -050050 (get_tbclk() / 1000000),
Kumar Galabc1a0b42008-08-19 15:05:34 -050051 *decrementer_count);
Jon Loeliger465b9d82006-04-27 10:15:16 -050052
Jon Loeliger11c99582007-08-02 14:42:20 -050053#ifdef CONFIG_INTERRUPTS
Jon Loeliger11c99582007-08-02 14:42:20 -050054
55 pic->iivpr1 = 0x810001; /* 50220 enable mcm interrupts */
Marek Vasut46bc7f02011-10-21 14:17:27 +000056 debug("iivpr1@%p = %x\n", &pic->iivpr1, pic->iivpr1);
Jon Loeliger11c99582007-08-02 14:42:20 -050057
58 pic->iivpr2 = 0x810002; /* 50240 enable ddr interrupts */
Marek Vasut46bc7f02011-10-21 14:17:27 +000059 debug("iivpr2@%p = %x\n", &pic->iivpr2, pic->iivpr2);
Jon Loeliger11c99582007-08-02 14:42:20 -050060
61 pic->iivpr3 = 0x810003; /* 50260 enable lbc interrupts */
Marek Vasut46bc7f02011-10-21 14:17:27 +000062 debug("iivpr3@%p = %x\n", &pic->iivpr3, pic->iivpr3);
Jon Loeliger11c99582007-08-02 14:42:20 -050063
64#if defined(CONFIG_PCI1) || defined(CONFIG_PCIE1)
65 pic->iivpr8 = 0x810008; /* enable pcie1 interrupts */
Marek Vasut46bc7f02011-10-21 14:17:27 +000066 debug("iivpr8@%p = %x\n", &pic->iivpr8, pic->iivpr8);
Jon Loeliger11c99582007-08-02 14:42:20 -050067#endif
68#if defined(CONFIG_PCI2) || defined(CONFIG_PCIE2)
69 pic->iivpr9 = 0x810009; /* enable pcie2 interrupts */
Marek Vasut46bc7f02011-10-21 14:17:27 +000070 debug("iivpr9@%p = %x\n", &pic->iivpr9, pic->iivpr9);
Jon Loeliger11c99582007-08-02 14:42:20 -050071#endif
72
73 pic->ctpr = 0; /* 40080 clear current task priority register */
74#endif
75
John Schmollera9cecd52011-03-10 16:09:26 -060076#ifdef CONFIG_POST
77 post_word_store(post_word);
78#endif
Jon Loeliger5c8aa972006-04-26 17:58:56 -050079}
80
Jon Loeliger5c8aa972006-04-26 17:58:56 -050081/*
82 * timer_interrupt - gets called when the decrementer overflows,
83 * with interrupts disabled.
84 * Trivial implementation - no need to be really accurate.
85 */
Jon Loeligera1295442006-08-22 12:06:18 -050086void timer_interrupt_cpu(struct pt_regs *regs)
Jon Loeliger5c8aa972006-04-26 17:58:56 -050087{
88 /* nothing to do here */
Jon Loeliger5c8aa972006-04-26 17:58:56 -050089}
90
Jon Loeliger5c8aa972006-04-26 17:58:56 -050091/*
92 * Install and free a interrupt handler. Not implemented yet.
93 */
Jon Loeligera1295442006-08-22 12:06:18 -050094void irq_install_handler(int vec, interrupt_handler_t *handler, void *arg)
Jon Loeliger5c8aa972006-04-26 17:58:56 -050095{
Jon Loeliger5c8aa972006-04-26 17:58:56 -050096}
97
Jon Loeligera1295442006-08-22 12:06:18 -050098void irq_free_handler(int vec)
Jon Loeliger5c8aa972006-04-26 17:58:56 -050099{
Jon Loeliger5c8aa972006-04-26 17:58:56 -0500100}
101
Jon Loeliger8827a732006-05-31 13:55:35 -0500102/*
Jon Loeliger5c8aa972006-04-26 17:58:56 -0500103 * irqinfo - print information about PCI devices,not implemented.
Jon Loeliger5c8aa972006-04-26 17:58:56 -0500104 */
Simon Glassed38aef2020-05-10 11:40:03 -0600105int do_irqinfo(struct cmd_tbl *cmdtp, int flag, int argc, char *const argv[])
Jon Loeliger5c8aa972006-04-26 17:58:56 -0500106{
Jon Loeliger5c8aa972006-04-26 17:58:56 -0500107 return 0;
108}
109
110/*
111 * Handle external interrupts
112 */
Jon Loeligera1295442006-08-22 12:06:18 -0500113void external_interrupt(struct pt_regs *regs)
Jon Loeliger5c8aa972006-04-26 17:58:56 -0500114{
Simon Glassf87959b2019-11-14 12:57:40 -0700115 puts("external_interrupt(oops!)\n");
Jon Loeliger5c8aa972006-04-26 17:58:56 -0500116}