blob: f1ffdd17308753e00aa8c346a5a1517aa6b3ed48 [file] [log] [blame]
Haiying Wangdd7e6c72008-11-11 08:52:09 -05001Overview
2--------
3MPC8572DS is a high-performance computing, evaluation and development platform
4supporting the mpc8572 PowerTM processor.
5
Bin Meng75574052016-02-05 19:30:11 -08006Building U-Boot
Haiying Wangdd7e6c72008-11-11 08:52:09 -05007-----------
8 make MPC8572DS_config
9 make
10
11Flash Banks
12-----------
13MPC8572DS board has two flash banks. They are both present on boot, but their
14locations can be swapped using the dip-switch SW9[1:2].
15
16Booting is always from the boot bank at 0xec00_0000.
17
18
19Memory Map
20----------
21
Thomas Weber67266312012-03-24 22:44:01 +0000220xe800_0000 - 0xebff_ffff Alternate bank 64MB
Haiying Wangdd7e6c72008-11-11 08:52:09 -0500230xec00_0000 - 0xefff_ffff Boot bank 64MB
24
Bin Meng75574052016-02-05 19:30:11 -0800250xebf8_0000 - 0xebff_ffff Alternate U-Boot address 512KB
260xeff8_0000 - 0xefff_ffff Boot U-Boot address 512KB
Haiying Wangdd7e6c72008-11-11 08:52:09 -050027
28
29Flashing Images
30---------------
31
Bin Meng75574052016-02-05 19:30:11 -080032To place a new U-Boot image in the alternate flash bank and then reset with that
Haiying Wangdd7e6c72008-11-11 08:52:09 -050033 new image temporarily, use this:
34
35 tftp 1000000 u-boot.bin
36 erase ebf80000 ebffffff
37 cp.b 1000000 ebf80000 80000
38 pixis_reset altbank
39
40
41To program the image in the boot flash bank:
42
43 tftp 1000000 u-boot.bin
44 protect off all
45 erase eff80000 ffffffff
46 cp.b 1000000 eff80000 80000
47
48
49The pixis_reset command
50-----------------------
51The command - "pixis_reset", is introduced to reset mpc8572ds board
52using the FPGA sequencer. When the board restarts, it has the option
53of using either the current or alternate flash bank as the boot
54image, with or without the watchdog timer enabled, and finally with
55or without frequency changes.
56
57Usage is;
58
59 pixis_reset
60 pixis_reset altbank
61 pixis_reset altbank wd
62 pixis_reset altbank cf <SYSCLK freq> <COREPLL ratio> <MPXPLL ratio>
63 pixis_reset cf <SYSCLK freq> <COREPLL ratio> <MPXPLL ratio>
64
65Examples:
66
67 /* reset to current bank, like "reset" command */
68 pixis_reset
69
70 /* reset board but use the to alternate flash bank */
71 pixis_reset altbank
72
73
74Using the Device Tree Source File
75---------------------------------
76To create the DTB (Device Tree Binary) image file,
77use a command similar to this:
78
79 dtc -b 0 -f -I dts -O dtb mpc8572ds.dts > mpc8572ds.dtb
80
81Likely, that .dts file will come from here;
82
83 linux-2.6/arch/powerpc/boot/dts/mpc8572ds.dts
84
85
86Booting Linux
87-------------
88
89Place a linux uImage in the TFTP disk area.
90
91 tftp 1000000 uImage.8572
92 tftp c00000 mpc8572ds.dtb
93 bootm 1000000 - c00000
94
95
96Implementing AMP(Asymmetric MultiProcessing)
97-------------
981. Build kernel image for core0:
99
Wolfgang Denkfb718e12009-02-12 00:08:39 +0100100 a. $ make 85xx/mpc8572_ds_defconfig
Haiying Wangdd7e6c72008-11-11 08:52:09 -0500101
Wolfgang Denkfb718e12009-02-12 00:08:39 +0100102 b. $ make menuconfig
103 - un-select "Processor support"->"Symetric multi-processing support"
Haiying Wangdd7e6c72008-11-11 08:52:09 -0500104
Wolfgang Denkfb718e12009-02-12 00:08:39 +0100105 c. $ make uImage
Haiying Wangdd7e6c72008-11-11 08:52:09 -0500106
107 d. $ cp arch/powerpc/boot/uImage /tftpboot/uImage.core0
108
1092. Build kernel image for core1:
110
Wolfgang Denkfb718e12009-02-12 00:08:39 +0100111 a. $ make 85xx/mpc8572_ds_defconfig
Haiying Wangdd7e6c72008-11-11 08:52:09 -0500112
Wolfgang Denkfb718e12009-02-12 00:08:39 +0100113 b. $ make menuconfig
114 - Un-select "Processor support"->"Symetric multi-processing support"
115 - Select "Advanced setup" -> " Prompt for advanced kernel
116 configuration options"
117 - Select "Set physical address where the kernel is loaded" and
Thomas Weber67266312012-03-24 22:44:01 +0000118 set it to 0x20000000, assuming core1 will start from 512MB.
Wolfgang Denkfb718e12009-02-12 00:08:39 +0100119 - Select "Set custom page offset address"
120 - Select "Set custom kernel base address"
121 - Select "Set maximum low memory"
122 - "Exit" and save the selection.
Haiying Wangdd7e6c72008-11-11 08:52:09 -0500123
Wolfgang Denkfb718e12009-02-12 00:08:39 +0100124 c. $ make uImage
Haiying Wangdd7e6c72008-11-11 08:52:09 -0500125
126 d. $ cp arch/powerpc/boot/uImage /tftpboot/uImage.core1
127
1283. Create dtb for core0:
129
Wolfgang Denkfb718e12009-02-12 00:08:39 +0100130 $ dtc -I dts -O dtb -f -b 0 arch/powerpc/boot/dts/mpc8572ds_core0.dts > /tftpboot/mpc8572ds_core0.dtb
Haiying Wangdd7e6c72008-11-11 08:52:09 -0500131
1324. Create dtb for core1:
133
Wolfgang Denkfb718e12009-02-12 00:08:39 +0100134 $ dtc -I dts -O dtb -f -b 1 arch/powerpc/boot/dts/mpc8572ds_core1.dts > /tftpboot/mpc8572ds_core1.dtb
Haiying Wangdd7e6c72008-11-11 08:52:09 -0500135
1365. Bring up two cores separately:
137
Bin Meng75574052016-02-05 19:30:11 -0800138 a. Power on the board, under U-Boot prompt:
Wolfgang Denkfb718e12009-02-12 00:08:39 +0100139 => setenv <serverip>
140 => setenv <ipaddr>
141 => setenv bootargs root=/dev/ram rw console=ttyS0,115200
142 b. Bring up core1's kernel first:
143 => setenv bootm_low 0x20000000
144 => setenv bootm_size 0x10000000
145 => tftp 21000000 8572/uImage.core1
146 => tftp 22000000 8572/ramdiskfile
147 => tftp 20c00000 8572/mpc8572ds_core1.dtb
148 => interrupts off
149 => bootm start 21000000 22000000 20c00000
150 => bootm loados
151 => bootm ramdisk
152 => bootm fdt
153 => fdt boardsetup
154 => fdt chosen $initrd_start $initrd_end
155 => bootm prep
156 => cpu 1 release $bootm_low - $fdtaddr -
Bin Meng75574052016-02-05 19:30:11 -0800157 c. Bring up core0's kernel(on the same U-Boot console):
Wolfgang Denkfb718e12009-02-12 00:08:39 +0100158 => setenv bootm_low 0
159 => setenv bootm_size 0x20000000
160 => tftp 1000000 8572/uImage.core0
161 => tftp 2000000 8572/ramdiskfile
162 => tftp c00000 8572/mpc8572ds_core0.dtb
163 => bootm 1000000 2000000 c00000
Haiying Wangdd7e6c72008-11-11 08:52:09 -0500164
Bin Meng75574052016-02-05 19:30:11 -0800165Please note only core0 will run U-Boot, core1 starts kernel directly after
Haiying Wangdd7e6c72008-11-11 08:52:09 -0500166"cpu release" command is issued.