blob: 16427939d0ab89e1d9398bd41ab8f3cec7cad576 [file] [log] [blame]
Daniel Hellstrom73caf572008-03-28 10:20:43 +01001/* Configuration header file for LEON2 GRSIM.
2 *
3 * (C) Copyright 2003-2005
4 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
5 *
Francois Retief9e51aea2015-11-21 13:25:41 +02006 * (C) Copyright 2007, 2015
7 * Daniel Hellstrom, Cobham Gaisler, daniel@gaisler.com.
Daniel Hellstrom73caf572008-03-28 10:20:43 +01008 *
Wolfgang Denkbd8ec7e2013-10-07 13:07:26 +02009 * SPDX-License-Identifier: GPL-2.0+
Daniel Hellstrom73caf572008-03-28 10:20:43 +010010 */
11
12#ifndef __CONFIG_H__
13#define __CONFIG_H__
14
15/*
16 * High Level Configuration Options
17 * (easy to change)
18 *
19 * Select between TSIM or GRSIM by setting CONFIG_GRSIM or CONFIG_TSIM to 1.
20 *
21 * TSIM command
22 * tsim-leon -sdram 0 -ram 32000 -rom 8192 -mmu
23 *
24 */
25
Daniel Hellstrom73caf572008-03-28 10:20:43 +010026#define CONFIG_GRSIM 0 /* ... not running on GRSIM */
27#define CONFIG_TSIM 1 /* ... running on TSIM */
28
29/* CPU / AMBA BUS configuration */
Wolfgang Denka1be4762008-05-20 16:00:29 +020030#define CONFIG_SYS_CLK_FREQ 40000000 /* 40MHz */
Daniel Hellstrom73caf572008-03-28 10:20:43 +010031
Daniel Hellstrom73caf572008-03-28 10:20:43 +010032/*
33 * Serial console configuration
34 */
35#define CONFIG_BAUDRATE 38400 /* ... at 38400 bps */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020036#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
Daniel Hellstrom73caf572008-03-28 10:20:43 +010037
38/* Partitions */
39#define CONFIG_DOS_PARTITION
40#define CONFIG_MAC_PARTITION
41#define CONFIG_ISO_PARTITION
42
43/*
44 * Supported commands
45 */
Daniel Hellstrom73caf572008-03-28 10:20:43 +010046#define CONFIG_CMD_DIAG
Siva Durga Prasad Paladuguadc11de2014-03-14 16:35:38 +053047#define CONFIG_CMD_FPGA_LOADMK
Daniel Hellstrom73caf572008-03-28 10:20:43 +010048#define CONFIG_CMD_IRQ
Daniel Hellstrom73caf572008-03-28 10:20:43 +010049#define CONFIG_CMD_REGINFO
Daniel Hellstrom73caf572008-03-28 10:20:43 +010050
51/*
52 * Autobooting
53 */
Daniel Hellstrom73caf572008-03-28 10:20:43 +010054
55#define CONFIG_PREBOOT "echo;" \
56 "echo Type \"run flash_nfs\" to mount root filesystem over NFS;" \
57 "echo"
58
59#undef CONFIG_BOOTARGS
Daniel Hellstrom73caf572008-03-28 10:20:43 +010060
61#define CONFIG_EXTRA_ENV_SETTINGS \
62 "netdev=eth0\0" \
63 "nfsargs=setenv bootargs root=/dev/nfs rw " \
64 "nfsroot=${serverip}:${rootpath}\0" \
65 "ramargs=setenv bootargs root=/dev/ram rw\0" \
66 "addip=setenv bootargs ${bootargs} " \
67 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
68 ":${hostname}:${netdev}:off panic=1\0" \
69 "flash_nfs=run nfsargs addip;" \
70 "bootm ${kernel_addr}\0" \
71 "flash_self=run ramargs addip;" \
72 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
73 "net_nfs=tftp 40000000 ${bootfile};run nfsargs addip;bootm\0" \
74 "rootpath=/export/roofs\0" \
75 "scratch=40000000\0" \
Mike Frysingerc3c6bf12011-10-12 19:47:51 +000076 "getkernel=tftpboot $(scratch) $(bootfile)\0" \
Daniel Hellstrom73caf572008-03-28 10:20:43 +010077 "bootargs=console=ttyS0,38400" \
78 ""
79#define CONFIG_NETMASK 255.255.255.0
80#define CONFIG_GATEWAYIP 192.168.0.1
81#define CONFIG_SERVERIP 192.168.0.81
82#define CONFIG_IPADDR 192.168.0.80
Joe Hershberger257ff782011-10-13 13:03:47 +000083#define CONFIG_ROOTPATH "/export/rootfs"
Daniel Hellstrom73caf572008-03-28 10:20:43 +010084#define CONFIG_HOSTNAME grxc3s1500
Joe Hershbergere4da2482011-10-13 13:03:48 +000085#define CONFIG_BOOTFILE "/uImage"
Daniel Hellstrom73caf572008-03-28 10:20:43 +010086
87#define CONFIG_BOOTCOMMAND "run flash_self"
88
89/* Memory MAP
90 *
91 * Flash:
92 * |--------------------------------|
93 * | 0x00000000 Text & Data & BSS | *
94 * | for Monitor | *
95 * | ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~| *
96 * | UNUSED / Growth | * 256kb
97 * |--------------------------------|
98 * | 0x00050000 Base custom area | *
99 * | kernel / FS | *
100 * | | * Rest of Flash
101 * |~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~|
102 * | END-0x00008000 Environment | * 32kb
103 * |--------------------------------|
104 *
105 *
106 *
107 * Main Memory:
108 * |--------------------------------|
109 * | UNUSED / scratch area |
110 * | |
111 * | |
112 * | |
113 * | |
114 * |--------------------------------|
115 * | Monitor .Text / .DATA / .BSS | * 256kb
116 * | Relocated! | *
117 * |--------------------------------|
118 * | Monitor Malloc | * 128kb (contains relocated environment)
119 * |--------------------------------|
120 * | Monitor/kernel STACK | * 64kb
121 * |--------------------------------|
122 * | Page Table for MMU systems | * 2k
123 * |--------------------------------|
124 * | PROM Code accessed from Linux | * 6kb-128b
125 * |--------------------------------|
126 * | Global data (avail from kernel)| * 128b
127 * |--------------------------------|
128 *
129 */
130
131/*
132 * Flash configuration (8,16 or 32 MB)
133 * TEXT base always at 0xFFF00000
134 * ENV_ADDR always at 0xFFF40000
135 * FLASH_BASE at 0xFC000000 for 64 MB
136 * 0xFE000000 for 32 MB
137 * 0xFF000000 for 16 MB
138 * 0xFF800000 for 8 MB
139 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200140#define CONFIG_SYS_NO_FLASH 1
141#define CONFIG_SYS_FLASH_BASE 0x00000000
142#define CONFIG_SYS_FLASH_SIZE 0x00800000
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200143#define CONFIG_ENV_SIZE 0x8000
Daniel Hellstrom73caf572008-03-28 10:20:43 +0100144
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200145#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE+CONFIG_SYS_FLASH_SIZE-CONFIG_ENV_SIZE)
Daniel Hellstrom73caf572008-03-28 10:20:43 +0100146
147#define PHYS_FLASH_SECT_SIZE 0x00020000 /* 128 KB sectors */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200148#define CONFIG_SYS_MAX_FLASH_SECT 64 /* max num of sects on one chip */
149#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of memory banks */
Daniel Hellstrom73caf572008-03-28 10:20:43 +0100150
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200151#define CONFIG_SYS_FLASH_ERASE_TOUT 240000 /* Flash Erase Timeout (in ms) */
152#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (in ms) */
153#define CONFIG_SYS_FLASH_LOCK_TOUT 5 /* Timeout for Flash Set Lock Bit (in ms) */
154#define CONFIG_SYS_FLASH_UNLOCK_TOUT 10000 /* Timeout for Flash Clear Lock Bits (in ms) */
Daniel Hellstrom73caf572008-03-28 10:20:43 +0100155
156#ifdef ENABLE_FLASH_SUPPORT
157/* For use with grsim FLASH emulation extension */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200158#define CONFIG_SYS_FLASH_PROTECTION /* "Real" (hardware) sectors protection */
Daniel Hellstrom73caf572008-03-28 10:20:43 +0100159
160#undef CONFIG_FLASH_8BIT /* Flash is 32-bit */
161
162/*** CFI CONFIG ***/
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200163#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_8BIT
Jean-Christophe PLAGNIOL-VILLARD8d94c232008-08-13 01:40:42 +0200164#define CONFIG_FLASH_CFI_DRIVER
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200165#define CONFIG_SYS_FLASH_CFI
Daniel Hellstrom73caf572008-03-28 10:20:43 +0100166#endif
167
168/*
169 * Environment settings
170 */
Jean-Christophe PLAGNIOL-VILLARD68a87562008-09-10 22:48:00 +0200171#define CONFIG_ENV_IS_NOWHERE 1
Jean-Christophe PLAGNIOL-VILLARD53db4cd2008-09-10 22:48:04 +0200172/*#define CONFIG_ENV_IS_IN_FLASH*/
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200173/*#define CONFIG_ENV_SIZE 0x8000*/
174#define CONFIG_ENV_SECT_SIZE 0x40000
Daniel Hellstrom73caf572008-03-28 10:20:43 +0100175#define CONFIG_ENV_OVERWRITE 1
176
177/*
178 * Memory map
179 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200180#define CONFIG_SYS_SDRAM_BASE 0x40000000
181#define CONFIG_SYS_SDRAM_SIZE 0x00800000
182#define CONFIG_SYS_SDRAM_END (CONFIG_SYS_SDRAM_BASE+CONFIG_SYS_SDRAM_SIZE)
Daniel Hellstrom73caf572008-03-28 10:20:43 +0100183
184/* no SRAM available */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200185#undef CONFIG_SYS_SRAM_BASE
186#undef CONFIG_SYS_SRAM_SIZE
Daniel Hellstrom73caf572008-03-28 10:20:43 +0100187
Daniel Hellstrom73caf572008-03-28 10:20:43 +0100188/* Always Run U-Boot from SDRAM */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200189#define CONFIG_SYS_RAM_BASE CONFIG_SYS_SDRAM_BASE
190#define CONFIG_SYS_RAM_SIZE CONFIG_SYS_SDRAM_SIZE
191#define CONFIG_SYS_RAM_END CONFIG_SYS_SDRAM_END
Daniel Hellstrom73caf572008-03-28 10:20:43 +0100192
Wolfgang Denk0191e472010-10-26 14:34:52 +0200193#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_RAM_END - GENERATED_GBL_DATA_SIZE)
Daniel Hellstrom73caf572008-03-28 10:20:43 +0100194
Wolfgang Denk0191e472010-10-26 14:34:52 +0200195#define CONFIG_SYS_PROM_SIZE (8192-GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200196#define CONFIG_SYS_PROM_OFFSET (CONFIG_SYS_GBL_DATA_OFFSET-CONFIG_SYS_PROM_SIZE)
Daniel Hellstrom73caf572008-03-28 10:20:43 +0100197
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200198#define CONFIG_SYS_INIT_SP_OFFSET (CONFIG_SYS_PROM_OFFSET-32)
199#define CONFIG_SYS_STACK_SIZE (0x10000-32)
Daniel Hellstrom73caf572008-03-28 10:20:43 +0100200
Wolfgang Denk0708bc62010-10-07 21:51:12 +0200201#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200202#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
203# define CONFIG_SYS_RAMBOOT 1
Daniel Hellstrom73caf572008-03-28 10:20:43 +0100204#endif
205
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200206#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
207#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
208#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
Daniel Hellstrom73caf572008-03-28 10:20:43 +0100209
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200210#define CONFIG_SYS_MALLOC_END (CONFIG_SYS_INIT_SP_OFFSET-CONFIG_SYS_STACK_SIZE)
211#define CONFIG_SYS_MALLOC_BASE (CONFIG_SYS_MALLOC_END-CONFIG_SYS_MALLOC_LEN)
Daniel Hellstrom73caf572008-03-28 10:20:43 +0100212
213/* relocated monitor area */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200214#define CONFIG_SYS_RELOC_MONITOR_MAX_END CONFIG_SYS_MALLOC_BASE
215#define CONFIG_SYS_RELOC_MONITOR_BASE (CONFIG_SYS_RELOC_MONITOR_MAX_END-CONFIG_SYS_MONITOR_LEN)
Daniel Hellstrom73caf572008-03-28 10:20:43 +0100216
217/* make un relocated address from relocated address */
Wolfgang Denk0708bc62010-10-07 21:51:12 +0200218#define UN_RELOC(address) (address-(CONFIG_SYS_RELOC_MONITOR_BASE-CONFIG_SYS_TEXT_BASE))
Daniel Hellstrom73caf572008-03-28 10:20:43 +0100219
220/*
221 * Ethernet configuration
222 */
223/*#define CONFIG_GRETH 1*/
Daniel Hellstrom73caf572008-03-28 10:20:43 +0100224
Daniel Hellstrom73caf572008-03-28 10:20:43 +0100225/*
226 * Define CONFIG_GRETH_10MBIT to force GRETH at 10Mb/s
227 */
228/* #define CONFIG_GRETH_10MBIT 1 */
229#define CONFIG_PHY_ADDR 0x00
230
231/*
232 * Miscellaneous configurable options
233 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200234#define CONFIG_SYS_LONGHELP /* undef to save memory */
Daniel Hellstrom73caf572008-03-28 10:20:43 +0100235#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200236#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
Daniel Hellstrom73caf572008-03-28 10:20:43 +0100237#else
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200238#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
Daniel Hellstrom73caf572008-03-28 10:20:43 +0100239#endif
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200240#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
241#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
242#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
Daniel Hellstrom73caf572008-03-28 10:20:43 +0100243
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200244#define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */
245#define CONFIG_SYS_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */
Daniel Hellstrom73caf572008-03-28 10:20:43 +0100246
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200247#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
Daniel Hellstrom73caf572008-03-28 10:20:43 +0100248
Daniel Hellstrom73caf572008-03-28 10:20:43 +0100249/***** Gaisler GRLIB IP-Cores Config ********/
250
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200251#define CONFIG_SYS_GRLIB_SDRAM 0
252#define CONFIG_SYS_GRLIB_MEMCFG1 (0x000000ff | (1<<11))
Daniel Hellstrom73caf572008-03-28 10:20:43 +0100253#if CONFIG_GRSIM
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200254#define CONFIG_SYS_GRLIB_MEMCFG2 0x82206000
Daniel Hellstrom73caf572008-03-28 10:20:43 +0100255#else
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200256#define CONFIG_SYS_GRLIB_MEMCFG2 0x00001820
Daniel Hellstrom73caf572008-03-28 10:20:43 +0100257#endif
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200258#define CONFIG_SYS_GRLIB_MEMCFG3 0x00136000
Daniel Hellstrom73caf572008-03-28 10:20:43 +0100259
260/*** LEON2 UART 1 ***/
Wolfgang Denk35f734f2008-04-13 09:59:26 -0700261
Daniel Hellstrom73caf572008-03-28 10:20:43 +0100262/* UART1 Define to 1 or 0 */
263#define LEON2_UART1_LOOPBACK_ENABLE 0
264#define LEON2_UART1_FLOWCTRL_ENABLE 0
265#define LEON2_UART1_PARITY_ENABLE 0
266#define LEON2_UART1_ODDPAR_ENABLE 0
267
268/*** LEON2 UART 2 ***/
269
Daniel Hellstrom73caf572008-03-28 10:20:43 +0100270/* UART2 Define to 1 or 0 */
271#define LEON2_UART2_LOOPBACK_ENABLE 0
272#define LEON2_UART2_FLOWCTRL_ENABLE 0
273#define LEON2_UART2_PARITY_ENABLE 0
274#define LEON2_UART2_ODDPAR_ENABLE 0
275
276#define LEON_CONSOLE_UART1 1
277#define LEON_CONSOLE_UART2 2
278
279/* Use UART2 as console */
280#define LEON2_CONSOLE_SELECT LEON_CONSOLE_UART1
281
282/* LEON2 I/O Port */
283/*#define LEON2_IO_PORT_DIR 0x0000aa00*/
284
285/* default kernel command line */
286#define CONFIG_DEFAULT_KERNEL_COMMAND_LINE "console=ttyS0,38400\0\0"
287
Daniel Hellstrom73caf572008-03-28 10:20:43 +0100288#endif /* __CONFIG_H */