blob: 4f72fa88e58c3a5aacebb9f050dd70ba0df74259 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
TsiChungLiew8ab28df2007-07-05 23:10:40 -05002/*
3 *
Alison Wang35d23df2012-03-26 21:49:05 +00004 * Copyright (C) 2004-2007, 2012 Freescale Semiconductor, Inc.
TsiChungLiew8ab28df2007-07-05 23:10:40 -05005 * TsiChung Liew (Tsi-Chung.Liew@freescale.com)
TsiChungLiew8ab28df2007-07-05 23:10:40 -05006 */
7
8/* CPU specific interrupt routine */
9#include <common.h>
Simon Glass9b61c7c2019-11-14 12:57:41 -070010#include <irq_func.h>
TsiChungLiew8ab28df2007-07-05 23:10:40 -050011#include <asm/immap.h>
Alison Wang35d23df2012-03-26 21:49:05 +000012#include <asm/io.h>
TsiChungLiew8ab28df2007-07-05 23:10:40 -050013
14int interrupt_init(void)
15{
Tom Rini364d0022023-01-10 11:19:45 -050016 int0_t *intp = (int0_t *) (CFG_SYS_INTR_BASE);
TsiChungLiew8ab28df2007-07-05 23:10:40 -050017
18 /* Make sure all interrupts are disabled */
Alison Wang35d23df2012-03-26 21:49:05 +000019 setbits_be32(&intp->imrh0, 0xffffffff);
20 setbits_be32(&intp->imrl0, 0xffffffff);
TsiChungLiew8ab28df2007-07-05 23:10:40 -050021
22 enable_interrupts();
23 return 0;
24}
25
Marek Vasut38908f52023-03-23 01:20:39 +010026#if CONFIG_IS_ENABLED(MCFTMR)
TsiChungLiew8ab28df2007-07-05 23:10:40 -050027void dtimer_intr_setup(void)
28{
Tom Rini364d0022023-01-10 11:19:45 -050029 int0_t *intp = (int0_t *) (CFG_SYS_INTR_BASE);
TsiChungLiew8ab28df2007-07-05 23:10:40 -050030
Tom Rini364d0022023-01-10 11:19:45 -050031 out_8(&intp->icr0[CFG_SYS_TMRINTR_NO], CFG_SYS_TMRINTR_PRI);
32 clrbits_be32(&intp->imrh0, CFG_SYS_TMRINTR_MASK);
TsiChungLiew8ab28df2007-07-05 23:10:40 -050033}
34#endif