blob: 6b459488f26ccbf69f627c2e666d3ad70a56a4d6 [file] [log] [blame]
Rajeshwari Birje194fa0a2013-12-26 09:44:26 +05301/*
2 * Copyright (C) 2013 Samsung Electronics
3 *
Akshay Saraswatfdd9df32014-06-18 17:53:58 +05304 * Configuration settings for the SAMSUNG SMDK5420 board.
Rajeshwari Birje194fa0a2013-12-26 09:44:26 +05305 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8
Akshay Saraswatfdd9df32014-06-18 17:53:58 +05309#ifndef __CONFIG_SMDK5420_H
10#define __CONFIG_SMDK5420_H
Rajeshwari Birje194fa0a2013-12-26 09:44:26 +053011
Hyungwon Hwangaa6bd5d2014-12-12 14:45:44 +090012#define CONFIG_ENV_IS_IN_SPI_FLASH
13#define CONFIG_SPI_FLASH
14#define CONFIG_ENV_SPI_BASE 0x12D30000
15#define FLASH_SIZE (0x4 << 20)
16#define CONFIG_ENV_OFFSET (FLASH_SIZE - CONFIG_BL2_SIZE)
17#define CONFIG_SPI_BOOTING
18
Simon Glass252747a2014-10-07 22:01:46 -060019#include <configs/exynos5420-common.h>
Akshay Saraswatfdd9df32014-06-18 17:53:58 +053020
Simon Glass50dfd2c2014-10-07 22:01:48 -060021#define CONFIG_BOARD_COMMON
22
Rajeshwari Birje194fa0a2013-12-26 09:44:26 +053023#define CONFIG_SMDK5420 /* which is in a SMDK5420 */
24
Hyungwon Hwangaa6bd5d2014-12-12 14:45:44 +090025#define CONFIG_SYS_SDRAM_BASE 0x20000000
26#define CONFIG_SYS_TEXT_BASE 0x23E00000
27#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_IRAM_TOP - 0x800)
Rajeshwari Birje194fa0a2013-12-26 09:44:26 +053028
Rajeshwari Birje194fa0a2013-12-26 09:44:26 +053029/* select serial console configuration */
Akshay Saraswatfdd9df32014-06-18 17:53:58 +053030#define CONFIG_SERIAL3 /* use SERIAL 3 */
Hyungwon Hwangaa6bd5d2014-12-12 14:45:44 +090031#define CONFIG_DEFAULT_CONSOLE "console=ttySAC1,115200n8\0"
Rajeshwari Birje194fa0a2013-12-26 09:44:26 +053032
Akshay Saraswatfdd9df32014-06-18 17:53:58 +053033#define CONFIG_SYS_PROMPT "SMDK5420 # "
34#define CONFIG_IDENT_STRING " for SMDK5420"
Simon Glass50dfd2c2014-10-07 22:01:48 -060035#define CONFIG_DEFAULT_CONSOLE "console=ttySAC1,115200n8\0"
Akshay Saraswatd141b652014-05-06 20:07:04 +053036
Akshay Saraswat926aa812014-11-13 22:38:19 +053037/* DRAM Memory Banks */
38#define CONFIG_NR_DRAM_BANKS 7
39#define SDRAM_BANK_SIZE (512UL << 20UL) /* 512 MB */
40
Akshay Saraswatfdd9df32014-06-18 17:53:58 +053041#endif /* __CONFIG_SMDK5420_H */