blob: 61e18d7b7154133dce4727dd6b0d038bb632b1d7 [file] [log] [blame]
wdenka6db71d2003-04-08 23:25:21 +00001/*
2 * (C) Copyright 2003
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24/*
25 * This file contains the configuration parameters for the PURPLE board.
26 */
27
28#ifndef __CONFIG_H
29#define __CONFIG_H
30
31#define CONFIG_MIPS32 1 /* MIPS 5Kc CPU core */
32#define CONFIG_PURPLE 1 /* on a PURPLE Board */
33
34#define CPU_CLOCK_RATE 125000000 /* 125 MHz clock for the MIPS core */
35#define ASC_CLOCK_RATE 62500000 /* 62.5 MHz ASC clock */
36
37#define INFINEON_EBU_BOOTCFG 0xE0CC
38
39#define CONFIG_STACKSIZE (128 * 1024)
40
41#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
42
43#define CONFIG_BAUDRATE 19200
44
45/* valid baudrates */
46#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
47
48#define CONFIG_TIMESTAMP /* Print image info with timestamp */
49
50#define CONFIG_PREBOOT "echo;" \
51 "echo Type \"run flash_nfs\" to mount root filesystem over NFS;" \
52 "echo"
53
54#undef CONFIG_BOOTARGS
55
56#define CONFIG_EXTRA_ENV_SETTINGS \
57 "nfsargs=setenv bootargs root=/dev/nfs rw " \
Wolfgang Denk86eb3b72005-11-20 21:40:11 +010058 "nfsroot=${serverip}:${rootpath}\0" \
wdenka6db71d2003-04-08 23:25:21 +000059 "ramargs=setenv bootargs root=/dev/ram rw\0" \
Wolfgang Denk86eb3b72005-11-20 21:40:11 +010060 "addip=setenv bootargs ${bootargs} " \
61 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
62 ":${hostname}:${netdev}:off\0" \
63 "addmisc=setenv bootargs ${bootargs} " \
64 "console=ttyS0,${baudrate} " \
65 "ethaddr=${ethaddr} " \
wdenka6db71d2003-04-08 23:25:21 +000066 "panic=1\0" \
67 "flash_nfs=run nfsargs addip addmisc;" \
Wolfgang Denk86eb3b72005-11-20 21:40:11 +010068 "bootm ${kernel_addr}\0" \
wdenka6db71d2003-04-08 23:25:21 +000069 "flash_self=run ramargs addip addmisc;" \
Wolfgang Denk86eb3b72005-11-20 21:40:11 +010070 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
71 "net_nfs=tftp 80500000 ${bootfile};" \
wdenka6db71d2003-04-08 23:25:21 +000072 "run nfsargs addip addmisc;bootm\0" \
73 "rootpath=/opt/eldk/mips_5KC\0" \
74 "bootfile=/tftpboot/purple/uImage\0" \
75 "kernel_addr=B0040000\0" \
76 "ramdisk_addr=B0100000\0" \
77 "u-boot=/tftpboot/purple/u-boot.bin\0" \
Wolfgang Denk86eb3b72005-11-20 21:40:11 +010078 "load=tftp 80500000 ${u-boot}\0" \
wdenka6db71d2003-04-08 23:25:21 +000079 "update=protect off 1:0-4;era 1:0-4;" \
Wolfgang Denk86eb3b72005-11-20 21:40:11 +010080 "cp.b 80500000 B0000000 ${filesize}\0" \
wdenka6db71d2003-04-08 23:25:21 +000081 ""
82#define CONFIG_BOOTCOMMAND "run flash_self"
83
Jon Loeligeraa2d2c22007-07-04 22:33:17 -050084
85/*
86 * Command line configuration.
87 */
88#include <config_cmd_default.h>
89
90#define CONFIG_CMD_ELF
91
wdenka6db71d2003-04-08 23:25:21 +000092
93#define CFG_SDRAM_BASE 0x80000000
94
95#define CFG_INIT_SP_OFFSET 0x400000
96
97#define CFG_MALLOC_LEN 128*1024
98
99#define CFG_BOOTPARAMS_LEN 128*1024
100
101/*
102 * Miscellaneous configurable options
103 */
104#define CFG_LONGHELP /* undef to save memory */
105#define CFG_PROMPT "PURPLE # " /* Monitor Command Prompt */
106#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
107#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
108#define CFG_HZ (CPU_CLOCK_RATE/2)
109#define CFG_MAXARGS 16 /* max number of command args*/
110
111#define CFG_LOAD_ADDR 0x80500000 /* default load address */
112
113#define CFG_MEMTEST_START 0x80200000
114#define CFG_MEMTEST_END 0x80800000
115
116#define CONFIG_MISC_INIT_R
117
118/*-----------------------------------------------------------------------
119 * FLASH and environment organization
120 */
121#define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */
122#define CFG_MAX_FLASH_SECT (35) /* max number of sectors on one chip */
123
124#define PHYS_FLASH_1 0xb0000000 /* Flash Bank #1 */
125
126/* The following #defines are needed to get flash environment right */
127#define CFG_MONITOR_BASE TEXT_BASE
128#define CFG_MONITOR_LEN (192 << 10)
129
130#define CFG_FLASH_BASE PHYS_FLASH_1
131
132/* timeout values are in ticks */
133#define CFG_FLASH_ERASE_TOUT (6 * CFG_HZ) /* Timeout for Flash Erase */
134#define CFG_FLASH_WRITE_TOUT (6 * CFG_HZ) /* Timeout for Flash Write */
135
136#define CFG_ENV_IS_IN_FLASH 1
137
138/* Address and size of Primary Environment Sector */
139#define CFG_ENV_ADDR 0xB0008000
140#define CFG_ENV_SIZE 0x4000
141
142#define CONFIG_FLASH_32BIT
143#define CONFIG_NR_DRAM_BANKS 1
144
145#define CONFIG_PLB2800_ETHER
146#define CONFIG_NET_MULTI
147
148/*-----------------------------------------------------------------------
149 * Cache Configuration
150 */
151#define CFG_DCACHE_SIZE 16384
152#define CFG_ICACHE_SIZE 16384
153#define CFG_CACHELINE_SIZE 32
154
155/*
156 * Temporary buffer for serial data until the real serial driver
157 * is initialised (memtest will destroy this buffer)
158 */
wdenk6099e872003-05-20 10:39:44 +0000159#define CFG_SCONSOLE_ADDR (CFG_SDRAM_BASE + CFG_INIT_SP_OFFSET - \
160 CFG_DCACHE_SIZE / 2)
161#define CFG_SCONSOLE_SIZE (CFG_DCACHE_SIZE / 4)
wdenka6db71d2003-04-08 23:25:21 +0000162
163#endif /* __CONFIG_H */