Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / a9705f0348680c46abeaef14acd43878093818ed / . / board / nvidia / nyan-big / nyan-big.c
blob: e15f31dcfd7f911152170fd6f672ff1eb26e9dd3 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -0400[diff] [blame]1// SPDX-License-Identifier: GPL-2.0+
Allen Martina142ac72014-12-04 06:36:30 -0700[diff] [blame]2/*
3 * (C) Copyright 2014
4 * NVIDIA Corporation <www.nvidia.com>
Allen Martina142ac72014-12-04 06:36:30 -0700[diff] [blame]5 */
6
Simon Glassb3d2ed32017-07-25 08:30:12 -0600[diff] [blame]7#include <dm.h>
Simon Glass5ec924c2015-04-14 21:03:29 -0600[diff] [blame]8#include <errno.h>
Simon Glass0f2af882020-05-10 11:40:05 -0600[diff] [blame]9#include <log.h>
Simon Glass5ec924c2015-04-14 21:03:29 -0600[diff] [blame]10#include <asm/gpio.h>
Simon Glass899af8e2015-06-05 14:39:43 -0600[diff] [blame]11#include <asm/io.h>
Allen Martina142ac72014-12-04 06:36:30 -0700[diff] [blame]12#include <asm/arch/pinmux.h>
Simon Glass899af8e2015-06-05 14:39:43 -0600[diff] [blame]13#include <asm/arch/clock.h>
14#include <asm/arch/mc.h>
15#include <asm/arch-tegra/clk_rst.h>
16#include <asm/arch-tegra/pmc.h>
Simon Glassdbd79542020-05-10 11:40:11 -0600[diff] [blame]17#include <linux/delay.h>
Simon Glass5ec924c2015-04-14 21:03:29 -0600[diff] [blame]18#include <power/as3722.h>
19#include <power/pmic.h>
Allen Martina142ac72014-12-04 06:36:30 -0700[diff] [blame]20#include "pinmux-config-nyan-big.h"
21
22/*
23 * Routine: pinmux_init
24 * Description: Do individual peripheral pinmux configs
25 */
26void pinmux_init(void)
27{
28 gpio_config_table(nyan_big_gpio_inits,
29 ARRAY_SIZE(nyan_big_gpio_inits));
30
31 pinmux_config_pingrp_table(nyan_big_pingrps,
32 ARRAY_SIZE(nyan_big_pingrps));
33
34 pinmux_config_drvgrp_table(nyan_big_drvgrps,
35 ARRAY_SIZE(nyan_big_drvgrps));
36}
Simon Glass5ec924c2015-04-14 21:03:29 -0600[diff] [blame]37
38int tegra_board_id(void)
39{
Stephen Warren7f20bb22016-05-12 12:07:39 -0600[diff] [blame]40 static const int vector[] = {TEGRA_GPIO(Q, 3), TEGRA_GPIO(T, 1),
41 TEGRA_GPIO(X, 1), TEGRA_GPIO(X, 4),
42 -1};
Simon Glass5ec924c2015-04-14 21:03:29 -0600[diff] [blame]43
44 gpio_claim_vector(vector, "board_id%d");
45 return gpio_get_values_as_int(vector);
46}
47
48int tegra_lcd_pmic_init(int board_id)
49{
Simon Glassb3d2ed32017-07-25 08:30:12 -0600[diff] [blame]50 struct udevice *dev;
Simon Glass5ec924c2015-04-14 21:03:29 -0600[diff] [blame]51 int ret;
52
Simon Glassb3d2ed32017-07-25 08:30:12 -0600[diff] [blame]53 ret = uclass_get_device_by_driver(UCLASS_PMIC,
Simon Glass65130cd2020-12-28 20:34:56 -0700[diff] [blame]54 DM_DRIVER_GET(pmic_as3722), &dev);
Simon Glassb3d2ed32017-07-25 08:30:12 -0600[diff] [blame]55 if (ret) {
56 debug("%s: Failed to find PMIC\n", __func__);
57 return ret;
58 }
Simon Glass5ec924c2015-04-14 21:03:29 -0600[diff] [blame]59
60 if (board_id == 0)
Simon Glassb3d2ed32017-07-25 08:30:12 -0600[diff] [blame]61 pmic_reg_write(dev, 0x00, 0x3c);
Simon Glass5ec924c2015-04-14 21:03:29 -0600[diff] [blame]62 else
Simon Glassb3d2ed32017-07-25 08:30:12 -0600[diff] [blame]63 pmic_reg_write(dev, 0x00, 0x50);
64 pmic_reg_write(dev, 0x12, 0x10);
65 pmic_reg_write(dev, 0x0c, 0x07);
66 pmic_reg_write(dev, 0x20, 0x10);
Simon Glass5ec924c2015-04-14 21:03:29 -0600[diff] [blame]67
68 return 0;
69}
Simon Glass899af8e2015-06-05 14:39:43 -0600[diff] [blame]70
71/* Setup required information for Linux kernel */
72static void setup_kernel_info(void)
73{
74 struct mc_ctlr *mc = (void *)NV_PA_MC_BASE;
75
76 /* The kernel graphics driver needs this region locked down */
77 writel(0, &mc->mc_video_protect_bom);
78 writel(0, &mc->mc_video_protect_size_mb);
79 writel(1, &mc->mc_video_protect_reg_ctrl);
80}
81
82/*
83 * We need to take ALL audio devices conntected to AHUB (AUDIO, APBIF,
84 * I2S, DAM, AMX, ADX, SPDIF, AFC) out of reset and enable the clocks.
85 * Otherwise reading AHUB devices will hang when the kernel boots.
86 */
87static void enable_required_clocks(void)
88{
89 static enum periph_id ids[] = {
90 PERIPH_ID_I2S0,
91 PERIPH_ID_I2S1,
92 PERIPH_ID_I2S2,
93 PERIPH_ID_I2S3,
94 PERIPH_ID_I2S4,
95 PERIPH_ID_AUDIO,
96 PERIPH_ID_APBIF,
97 PERIPH_ID_DAM0,
98 PERIPH_ID_DAM1,
99 PERIPH_ID_DAM2,
100 PERIPH_ID_AMX0,
101 PERIPH_ID_AMX1,
102 PERIPH_ID_ADX0,
103 PERIPH_ID_ADX1,
104 PERIPH_ID_SPDIF,
105 PERIPH_ID_AFC0,
106 PERIPH_ID_AFC1,
107 PERIPH_ID_AFC2,
108 PERIPH_ID_AFC3,
109 PERIPH_ID_AFC4,
110 PERIPH_ID_AFC5,
111 PERIPH_ID_EXTPERIPH1
112 };
113 int i;
114
115 for (i = 0; i < ARRAY_SIZE(ids); i++)
116 clock_enable(ids[i]);
117 udelay(2);
118 for (i = 0; i < ARRAY_SIZE(ids); i++)
119 reset_set_enable(ids[i], 0);
120}
121
122int nvidia_board_init(void)
123{
124 clock_start_periph_pll(PERIPH_ID_EXTPERIPH1, CLOCK_ID_OSC, 12000000);
Simon Glassf4253352019-04-01 13:38:38 -0700[diff] [blame]125 clock_start_periph_pll(PERIPH_ID_I2S1, CLOCK_ID_CLK_M, 1500000);
Simon Glass899af8e2015-06-05 14:39:43 -0600[diff] [blame]126
127 /* For external MAX98090 audio codec */
128 clock_external_output(1);
129 setup_kernel_info();
130 enable_required_clocks();
131
132 return 0;
133}