Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / a910c680a15df7f29329739f6c6b7387ea9e077d / . / configs / kmtepr2_defconfig
blob: 55158864ea33e7971c8da29e0d8f954dd773c286 [file] [log] [blame]
Christoph Dietrich4c1c6ae2015-11-17 10:53:24 +0100[diff] [blame]1CONFIG_PPC=y
Simon Glass72cc5382022-10-20 18:22:39 -0600[diff] [blame]2CONFIG_TEXT_BASE=0xF0000000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]3CONFIG_ENV_SIZE=0x4000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]4CONFIG_ENV_SECT_SIZE=0x20000
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]5CONFIG_DEFAULT_DEVICE_TREE="kmtepr2"
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]6CONFIG_BOOTCOUNT_BOOTLIMIT=3
Mario Sixd10f3182019-01-21 09:17:53 +0100[diff] [blame]7CONFIG_SYS_CLK_FREQ=66000000
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]8CONFIG_SYS_LOAD_ADDR=0x100000
9CONFIG_ENV_ADDR=0xF00C0000
Christoph Dietrich4c1c6ae2015-11-17 10:53:24 +0100[diff] [blame]10CONFIG_MPC83xx=y
Mario Six4a50e562019-01-21 09:17:56 +0100[diff] [blame]11CONFIG_HIGH_BATS=y
Tom Rinid17ab6a2022-10-28 20:26:55 -0400[diff] [blame]12CONFIG_SYS_INIT_RAM_LOCK=y
Mario Six190ab402019-01-21 09:17:33 +0100[diff] [blame]13CONFIG_TARGET_KMTEPR2=y
Mario Six94867102019-01-21 09:17:54 +0100[diff] [blame]14CONFIG_CORE_PLL_RATIO_25_1=y
15CONFIG_QUICC_MULT_FACTOR_3=y
16CONFIG_BOOT_MEMORY_SPACE_LOW=y
17CONFIG_BOOT_ROM_INTERFACE_GPCM_16BIT=y
Mario Sixa861ea62019-01-21 09:17:57 +0100[diff] [blame]18CONFIG_BAT0=y
19CONFIG_BAT0_NAME="SDRAM"
20CONFIG_BAT0_BASE=0x00000000
21CONFIG_BAT0_LENGTH_256_MBYTES=y
22CONFIG_BAT0_ACCESS_RW=y
23CONFIG_BAT0_ICACHE_INHIBITED=y
24CONFIG_BAT0_ICACHE_GUARDED=y
25CONFIG_BAT0_DCACHE_INHIBITED=y
26CONFIG_BAT0_DCACHE_GUARDED=y
27CONFIG_BAT0_USER_MODE_VALID=y
28CONFIG_BAT0_SUPERVISOR_MODE_VALID=y
29CONFIG_BAT1=y
30CONFIG_BAT1_NAME="IMMR"
31CONFIG_BAT1_BASE=0xE0000000
32CONFIG_BAT1_LENGTH_4_MBYTES=y
33CONFIG_BAT1_ACCESS_RW=y
34CONFIG_BAT1_ICACHE_INHIBITED=y
35CONFIG_BAT1_ICACHE_GUARDED=y
36CONFIG_BAT1_DCACHE_INHIBITED=y
37CONFIG_BAT1_DCACHE_GUARDED=y
38CONFIG_BAT1_USER_MODE_VALID=y
39CONFIG_BAT1_SUPERVISOR_MODE_VALID=y
40CONFIG_BAT2=y
41CONFIG_BAT2_NAME="KMBEC_FPGA"
42CONFIG_BAT2_BASE=0xE8000000
43CONFIG_BAT2_LENGTH_128_MBYTES=y
44CONFIG_BAT2_ACCESS_RW=y
45CONFIG_BAT2_ICACHE_MEMORYCOHERENCE=y
46CONFIG_BAT2_DCACHE_INHIBITED=y
47CONFIG_BAT2_DCACHE_GUARDED=y
48CONFIG_BAT2_USER_MODE_VALID=y
49CONFIG_BAT2_SUPERVISOR_MODE_VALID=y
50CONFIG_BAT3=y
51CONFIG_BAT3_NAME="FLASH"
52CONFIG_BAT3_BASE=0xF0000000
53CONFIG_BAT3_LENGTH_256_MBYTES=y
54CONFIG_BAT3_ACCESS_RW=y
55CONFIG_BAT3_ICACHE_MEMORYCOHERENCE=y
56CONFIG_BAT3_DCACHE_INHIBITED=y
57CONFIG_BAT3_DCACHE_GUARDED=y
58CONFIG_BAT3_USER_MODE_VALID=y
59CONFIG_BAT3_SUPERVISOR_MODE_VALID=y
60CONFIG_BAT4=y
61CONFIG_BAT4_NAME="STACK_IN_DCACHE"
62CONFIG_BAT4_BASE=0xE6000000
63CONFIG_BAT4_ACCESS_RW=y
64CONFIG_BAT4_USER_MODE_VALID=y
65CONFIG_BAT4_SUPERVISOR_MODE_VALID=y
66CONFIG_BAT5=y
67CONFIG_BAT5_NAME="APP1"
68CONFIG_BAT5_BASE=0xA0000000
69CONFIG_BAT5_LENGTH_256_MBYTES=y
70CONFIG_BAT5_ACCESS_RW=y
71CONFIG_BAT5_ICACHE_MEMORYCOHERENCE=y
72CONFIG_BAT5_DCACHE_INHIBITED=y
73CONFIG_BAT5_DCACHE_GUARDED=y
74CONFIG_BAT5_USER_MODE_VALID=y
75CONFIG_BAT5_SUPERVISOR_MODE_VALID=y
76CONFIG_BAT6=y
77CONFIG_BAT6_NAME="APP2"
78CONFIG_BAT6_BASE=0xB0000000
79CONFIG_BAT6_LENGTH_256_MBYTES=y
80CONFIG_BAT6_ACCESS_RW=y
81CONFIG_BAT6_ICACHE_MEMORYCOHERENCE=y
82CONFIG_BAT6_DCACHE_INHIBITED=y
83CONFIG_BAT6_DCACHE_GUARDED=y
84CONFIG_BAT6_USER_MODE_VALID=y
85CONFIG_BAT6_SUPERVISOR_MODE_VALID=y
Mario Sixb47839c2019-01-21 09:17:58 +0100[diff] [blame]86CONFIG_LBLAW0=y
87CONFIG_LBLAW0_BASE=0xF0000000
88CONFIG_LBLAW0_NAME="FLASH"
89CONFIG_LBLAW0_LENGTH_256_MBYTES=y
90CONFIG_LBLAW1=y
91CONFIG_LBLAW1_BASE=0xE8000000
92CONFIG_LBLAW1_NAME="KMBEC_FPGA"
93CONFIG_LBLAW1_LENGTH_128_MBYTES=y
94CONFIG_LBLAW2=y
95CONFIG_LBLAW2_BASE=0xA0000000
96CONFIG_LBLAW2_NAME="APP1"
97CONFIG_LBLAW2_LENGTH_256_MBYTES=y
98CONFIG_LBLAW3=y
99CONFIG_LBLAW3_BASE=0xB0000000
100CONFIG_LBLAW3_NAME="APP2"
101CONFIG_LBLAW3_LENGTH_256_MBYTES=y
Tom Rini66ea5c72019-05-26 14:45:25 -0400[diff] [blame]102CONFIG_ELBC_BR0_OR0=y
103CONFIG_BR0_OR0_NAME="FLASH"
104CONFIG_BR0_OR0_BASE=0xF0000000
105CONFIG_BR0_PORTSIZE_16BIT=y
106CONFIG_OR0_AM_256_MBYTES=y
107CONFIG_OR0_SCY_5=y
108CONFIG_OR0_CSNT_EARLIER=y
109CONFIG_OR0_ACS_HALF_CYCLE_EARLIER=y
110CONFIG_OR0_TRLX_RELAXED=y
111CONFIG_OR0_EAD_EXTRA=y
112CONFIG_ELBC_BR1_OR1=y
113CONFIG_BR1_OR1_NAME="KMBEC_FPGA"
114CONFIG_BR1_OR1_BASE=0xE8000000
115CONFIG_OR1_AM_128_MBYTES=y
116CONFIG_OR1_SCY_2=y
117CONFIG_OR1_CSNT_EARLIER=y
118CONFIG_OR1_ACS_HALF_CYCLE_EARLIER=y
119CONFIG_OR1_TRLX_RELAXED=y
120CONFIG_OR1_EAD_EXTRA=y
121CONFIG_ELBC_BR2_OR2=y
122CONFIG_BR2_OR2_NAME="APP1"
123CONFIG_BR2_OR2_BASE=0xA0000000
124CONFIG_OR2_AM_256_MBYTES=y
125CONFIG_OR2_SCY_2=y
126CONFIG_OR2_CSNT_EARLIER=y
127CONFIG_OR2_ACS_QUARTER_CYCLE_EARLIER=y
128CONFIG_OR2_TRLX_RELAXED=y
129CONFIG_OR2_EAD_EXTRA=y
130CONFIG_ELBC_BR3_OR3=y
131CONFIG_BR3_OR3_NAME="APP2"
132CONFIG_BR3_OR3_BASE=0xB0000000
133CONFIG_BR3_PORTSIZE_16BIT=y
134CONFIG_OR3_AM_256_MBYTES=y
135CONFIG_OR3_SCY_4=y
Mario Six8b2141c2019-01-21 09:18:09 +0100[diff] [blame]136CONFIG_HID0_FINAL_EMCP=y
137CONFIG_HID0_FINAL_ICE=y
138CONFIG_HID2_HBE=y
Mario Sixaa502542019-01-21 09:18:12 +0100[diff] [blame]139CONFIG_ACR_PIPE_DEP_4=y
140CONFIG_ACR_RPTCNT_4=y
141CONFIG_ACR_APARK_MASTER=y
142CONFIG_ACR_PARKM_USB_I2C1_BOOT=y
Tom Rini66ea5c72019-05-26 14:45:25 -0400[diff] [blame]143CONFIG_LCRR_EADC_1=y
144CONFIG_LCRR_CLKDIV_2=y
Tom Rini56838602021-12-17 18:08:36 -0500[diff] [blame]145CONFIG_83XX_PCICLK=0x3ef1480
Tom Rini7f184322022-10-28 20:27:07 -0400[diff] [blame]146CONFIG_SYS_MONITOR_LEN=786432
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]147CONFIG_OF_BOARD_SETUP=y
148CONFIG_OF_STDOUT_VIA_ALIAS=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]149CONFIG_AUTOBOOT_KEYED=y
150CONFIG_AUTOBOOT_PROMPT="Hit <SPACE> key to stop autoboot in %2ds\n"
151CONFIG_AUTOBOOT_STOP_STR=" "
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]152CONFIG_BOARD_EARLY_INIT_R=y
Tom Rinia910c682022-11-19 18:45:16 -0500[diff] [blame^]153# CONFIG_HWCONFIG is not set
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]154CONFIG_LAST_STAGE_INIT=y
155CONFIG_MISC_INIT_R=y
156CONFIG_HUSH_PARSER=y
Tom Riniba5c2b02022-05-11 16:21:06 -0400[diff] [blame]157CONFIG_SYS_MAXARGS=32
Tom Riniae17fa32022-05-11 18:01:06 -0400[diff] [blame]158CONFIG_SYS_CBSIZE=512
Tom Rinicbfa1392022-05-11 17:38:09 -0400[diff] [blame]159CONFIG_SYS_PBSIZE=532
Tom Rinif3c2f992022-06-25 19:29:46 -0400[diff] [blame]160CONFIG_SYS_BOOTM_LEN=0x2000000
Tuomas Tynkkynen28d56bd2017-10-08 21:48:01 +0300[diff] [blame]161CONFIG_CMD_IMLS=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]162CONFIG_CMD_ASKENV=y
163CONFIG_CMD_GREPENV=y
Simon Glass4590d4e2017-05-17 03:25:10 -0600[diff] [blame]164CONFIG_CMD_EEPROM=y
Tom Rinifaed5672021-08-17 17:59:45 -0400[diff] [blame]165CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=3
166CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=10
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]167CONFIG_CMD_I2C=y
Tom Rini5a70f172022-10-28 20:27:02 -0400[diff] [blame]168CONFIG_LOADS_ECHO=y
169CONFIG_SYS_LOADS_BAUD_CHANGE=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]170CONFIG_CMD_DHCP=y
Tom Rini1c47c4a2022-02-25 11:19:50 -0500[diff] [blame]171CONFIG_BOOTP_BOOTFILESIZE=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]172CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]173CONFIG_CMD_PING=y
Simon Glassc4abb4b2017-05-17 03:25:37 -0600[diff] [blame]174CONFIG_CMD_JFFS2=y
Tom Rini2b62b912018-11-13 19:54:45 -0500[diff] [blame]175CONFIG_CMD_MTDPARTS=y
Tom Rini5ad8e112017-10-22 17:55:07 -0400[diff] [blame]176CONFIG_MTDIDS_DEFAULT="nor0=boot"
177CONFIG_MTDPARTS_DEFAULT="mtdparts=boot:768k(u-boot),128k(env),128k(envred),-(ubi0);"
Heiko Schocher09dbb852016-09-21 07:58:19 +0200[diff] [blame]178CONFIG_CMD_UBI=y
Tom Rinic20bb732017-07-22 18:36:16 -0400[diff] [blame]179# CONFIG_CMD_UBIFS is not set
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]180CONFIG_ENV_OVERWRITE=y
Tom Rini4bb26a42019-11-10 11:28:03 -0500[diff] [blame]181CONFIG_SYS_REDUNDAND_ENVIRONMENT=y
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]182CONFIG_ENV_ADDR_REDUND=0xF00E0000
Tom Rinife586752022-03-11 09:12:07 -0500[diff] [blame]183CONFIG_USE_ETHPRIME=y
184CONFIG_ETHPRIME="UEC0"
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]185CONFIG_VERSION_VARIABLE=y
Lukasz Majewski6dd8c902018-02-09 23:50:57 +0100[diff] [blame]186CONFIG_BOOTCOUNT_LIMIT=y
Heiko Schocher3c521072020-02-03 07:43:57 +0100[diff] [blame]187CONFIG_DM_BOOTCOUNT=y
188CONFIG_BOOTCOUNT_MEM=y
Tom Rinif7eed202021-11-13 18:10:40 -0500[diff] [blame]189CONFIG_SYS_BR0_PRELIM_BOOL=y
190CONFIG_SYS_BR0_PRELIM=0xF0001001
191CONFIG_SYS_OR0_PRELIM=0xF0000E55
192CONFIG_SYS_BR1_PRELIM_BOOL=y
193CONFIG_SYS_BR1_PRELIM=0xE8000801
194CONFIG_SYS_OR1_PRELIM=0xF8000E25
195CONFIG_SYS_BR2_PRELIM_BOOL=y
196CONFIG_SYS_BR2_PRELIM=0xA0000801
197CONFIG_SYS_OR2_PRELIM=0xF0000C25
198CONFIG_SYS_BR3_PRELIM_BOOL=y
199CONFIG_SYS_BR3_PRELIM=0xB0001001
200CONFIG_SYS_OR3_PRELIM=0xF0000040
Tom Rini52b2e262021-08-18 23:12:24 -0400[diff] [blame]201CONFIG_SYS_I2C_LEGACY=y
Tom Rinibe94c762021-08-18 23:12:35 -0400[diff] [blame]202CONFIG_SYS_I2C_FSL=y
203CONFIG_SYS_FSL_I2C_OFFSET=0x3000
204CONFIG_SYS_FSL_HAS_I2C2_OFFSET=y
205CONFIG_SYS_FSL_I2C2_OFFSET=0x3100
206CONFIG_SYS_I2C_SLAVE=0x7F
207CONFIG_SYS_I2C_SPEED=200000
Tom Rini9834b902017-03-13 13:48:42 -0400[diff] [blame]208# CONFIG_MMC is not set
Miquel Raynal2e35dbb2019-10-03 19:50:05 +0200[diff] [blame]209CONFIG_MTD=y
Masahiro Yamada8cea9b52017-02-11 22:43:54 +0900[diff] [blame]210CONFIG_MTD_NOR_FLASH=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]211CONFIG_FLASH_CFI_DRIVER=y
212CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
213CONFIG_FLASH_CFI_MTD=y
214CONFIG_SYS_FLASH_PROTECTION=y
215CONFIG_SYS_FLASH_CFI=y
Heiko Schocher3c521072020-02-03 07:43:57 +0100[diff] [blame]216CONFIG_DM_ETH_PHY=y
217CONFIG_QE_UEC=y
Tom Rinif48e0252016-10-26 17:15:37 -0400[diff] [blame]218# CONFIG_PCI is not set
Heiko Schocher3c521072020-02-03 07:43:57 +0100[diff] [blame]219# CONFIG_PINCTRL_FULL is not set
Tom Rinifa911f82019-05-12 07:59:12 -0400[diff] [blame]220CONFIG_QE=y
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]221CONFIG_SYS_NS16550=y