blob: b4a62bd63af886a0de65b813cd5926aba0578fe1 [file] [log] [blame]
Bo Shen06ce3f42014-02-09 15:52:39 +08001/*
2 * Configuration settings for the SAMA5D3 Xplained board.
3 *
4 * Copyright (C) 2014 Atmel Corporation
5 * Bo Shen <voice.shen@atmel.com>
6 *
7 * SPDX-License-Identifier: GPL-2.0+
8 */
9
10#ifndef __CONFIG_H
11#define __CONFIG_H
12
Wu, Josh42587542015-03-30 14:51:19 +080013#include "at91-sama5_common.h"
Bo Shen06ce3f42014-02-09 15:52:39 +080014
Bo Shen06ce3f42014-02-09 15:52:39 +080015/*
16 * This needs to be defined for the OHCI code to work but it is defined as
17 * ATMEL_ID_UHPHS in the CPU specific header files.
18 */
19#define ATMEL_ID_UHP ATMEL_ID_UHPHS
20
21/*
22 * Specify the clock enable bit in the PMC_SCER register.
23 */
24#define ATMEL_PMC_UHP AT91SAM926x_PMC_UHP
25
Bo Shen06ce3f42014-02-09 15:52:39 +080026/* SDRAM */
27#define CONFIG_NR_DRAM_BANKS 1
28#define CONFIG_SYS_SDRAM_BASE ATMEL_BASE_DDRCS
29#define CONFIG_SYS_SDRAM_SIZE 0x10000000
30
Bo Shen735ef1a2014-03-19 14:48:45 +080031#ifdef CONFIG_SPL_BUILD
Wenyou Yang9ddd6fc2017-04-14 08:51:45 +080032#define CONFIG_SYS_INIT_SP_ADDR 0x318000
Bo Shen735ef1a2014-03-19 14:48:45 +080033#else
Bo Shen06ce3f42014-02-09 15:52:39 +080034#define CONFIG_SYS_INIT_SP_ADDR \
Wenyou Yang9ddd6fc2017-04-14 08:51:45 +080035 (CONFIG_SYS_SDRAM_BASE + 16 * 1024 - GENERATED_GBL_DATA_SIZE)
Bo Shen735ef1a2014-03-19 14:48:45 +080036#endif
Bo Shen06ce3f42014-02-09 15:52:39 +080037
38/* NAND flash */
39#define CONFIG_CMD_NAND
40
41#ifdef CONFIG_CMD_NAND
42#define CONFIG_NAND_ATMEL
43#define CONFIG_SYS_MAX_NAND_DEVICE 1
44#define CONFIG_SYS_NAND_BASE ATMEL_BASE_CS3
45/* our ALE is AD21 */
46#define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
47/* our CLE is AD22 */
48#define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
49#define CONFIG_SYS_NAND_ONFI_DETECTION
50/* PMECC & PMERRLOC */
51#define CONFIG_ATMEL_NAND_HWECC
52#define CONFIG_ATMEL_NAND_HW_PMECC
53#define CONFIG_PMECC_CAP 4
54#define CONFIG_PMECC_SECTOR_SIZE 512
55#define CONFIG_CMD_NAND_TRIMFFS
56#define CONFIG_CMD_MTDPARTS
57
58#define CONFIG_MTD_DEVICE
59#define CONFIG_MTD_PARTITIONS
60#define CONFIG_RBTREE
61#define CONFIG_LZO
Bo Shen06ce3f42014-02-09 15:52:39 +080062#define CONFIG_CMD_UBIFS
63#endif
64
Bo Shen06ce3f42014-02-09 15:52:39 +080065/* USB */
Bo Shen06ce3f42014-02-09 15:52:39 +080066
67#ifdef CONFIG_CMD_USB
68#define CONFIG_USB_ATMEL
69#define CONFIG_USB_ATMEL_CLK_SEL_UPLL
70#define CONFIG_USB_OHCI_NEW
71#define CONFIG_SYS_USB_OHCI_CPU_INIT
72#define CONFIG_SYS_USB_OHCI_REGS_BASE ATMEL_BASE_OHCI
73#define CONFIG_SYS_USB_OHCI_SLOT_NAME "SAMA5D3 Xplained"
74#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 2
Bo Shen06ce3f42014-02-09 15:52:39 +080075#endif
76
77#if defined(CONFIG_CMD_USB) || defined(CONFIG_CMD_MMC)
Bo Shen06ce3f42014-02-09 15:52:39 +080078#define CONFIG_FAT_WRITE
Bo Shen06ce3f42014-02-09 15:52:39 +080079#endif
80
81#define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */
82
83#if CONFIG_SYS_USE_NANDFLASH
Wu, Josh244caf02015-08-19 19:11:20 +080084/* override the bootcmd, bootargs and other configuration for nandflash env */
Bo Shen06ce3f42014-02-09 15:52:39 +080085#elif CONFIG_SYS_USE_MMC
Wu, Josh8b9c7512015-08-19 19:11:18 +080086/* override the bootcmd, bootargs and other configuration for sd/mmc env */
Bo Shen06ce3f42014-02-09 15:52:39 +080087#else
88#define CONFIG_ENV_IS_NOWHERE
89#endif
90
Bo Shen735ef1a2014-03-19 14:48:45 +080091/* SPL */
Bo Shen735ef1a2014-03-19 14:48:45 +080092#define CONFIG_SPL_FRAMEWORK
93#define CONFIG_SPL_TEXT_BASE 0x300000
Wenyou Yang9ddd6fc2017-04-14 08:51:45 +080094#define CONFIG_SPL_MAX_SIZE 0x18000
Bo Shen735ef1a2014-03-19 14:48:45 +080095#define CONFIG_SPL_BSS_START_ADDR 0x20000000
96#define CONFIG_SPL_BSS_MAX_SIZE 0x80000
97#define CONFIG_SYS_SPL_MALLOC_START 0x20080000
98#define CONFIG_SYS_SPL_MALLOC_SIZE 0x80000
99
Bo Shen735ef1a2014-03-19 14:48:45 +0800100#define CONFIG_SPL_BOARD_INIT
101#define CONFIG_SYS_MONITOR_LEN (512 << 10)
102
103#ifdef CONFIG_SYS_USE_MMC
Bo Shen83a718d2015-03-04 13:32:57 +0800104#define CONFIG_SPL_LDSCRIPT arch/arm/mach-at91/armv7/u-boot-spl.lds
Paul Kocialkowski341e8cd2014-11-08 23:14:55 +0100105#define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1
Guillaume GARDET602a16c2014-10-15 17:53:11 +0200106#define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img"
Bo Shen735ef1a2014-03-19 14:48:45 +0800107
108#elif CONFIG_SYS_USE_NANDFLASH
Bo Shen735ef1a2014-03-19 14:48:45 +0800109#define CONFIG_SPL_NAND_DRIVERS
110#define CONFIG_SPL_NAND_BASE
111#define CONFIG_SYS_NAND_U_BOOT_OFFS 0x40000
112#define CONFIG_SYS_NAND_5_ADDR_CYCLE
113#define CONFIG_SYS_NAND_PAGE_SIZE 0x800
114#define CONFIG_SYS_NAND_PAGE_COUNT 64
115#define CONFIG_SYS_NAND_OOBSIZE 64
116#define CONFIG_SYS_NAND_BLOCK_SIZE 0x20000
117#define CONFIG_SYS_NAND_BAD_BLOCK_POS 0x0
Wu, Josh94b68b02014-11-19 19:03:00 +0800118#define CONFIG_SPL_GENERATE_ATMEL_PMECC_HEADER
Bo Shen735ef1a2014-03-19 14:48:45 +0800119
120#endif
121
Bo Shen06ce3f42014-02-09 15:52:39 +0800122#endif