Sanchayan Maity | cc4d78f | 2015-04-15 16:24:26 +0530 | [diff] [blame] | 1 | /* |
Marcel Ziswiler | d92dee5 | 2016-11-16 17:49:23 +0100 | [diff] [blame] | 2 | * Copyright 2015-2016 Toradex, Inc. |
Sanchayan Maity | cc4d78f | 2015-04-15 16:24:26 +0530 | [diff] [blame] | 3 | * |
Marcel Ziswiler | d92dee5 | 2016-11-16 17:49:23 +0100 | [diff] [blame] | 4 | * Configuration settings for the Toradex VF50/VF61 modules. |
Sanchayan Maity | cc4d78f | 2015-04-15 16:24:26 +0530 | [diff] [blame] | 5 | * |
| 6 | * Based on vf610twr.h: |
| 7 | * Copyright 2013 Freescale Semiconductor, Inc. |
| 8 | * |
| 9 | * SPDX-License-Identifier: GPL-2.0+ |
| 10 | */ |
| 11 | |
| 12 | #ifndef __CONFIG_H |
| 13 | #define __CONFIG_H |
| 14 | |
| 15 | #include <asm/arch/imx-regs.h> |
Sanchayan Maity | cc4d78f | 2015-04-15 16:24:26 +0530 | [diff] [blame] | 16 | |
Gong Qianyu | 52de2e5 | 2015-10-26 19:47:42 +0800 | [diff] [blame] | 17 | #define CONFIG_SYS_FSL_CLK |
Sanchayan Maity | cc4d78f | 2015-04-15 16:24:26 +0530 | [diff] [blame] | 18 | |
Marcel Ziswiler | d92dee5 | 2016-11-16 17:49:23 +0100 | [diff] [blame] | 19 | #define CONFIG_DISPLAY_BOARDINFO_LATE /* Calls show_board_info() */ |
Sanchayan Maity | cc4d78f | 2015-04-15 16:24:26 +0530 | [diff] [blame] | 20 | |
| 21 | #define CONFIG_SKIP_LOWLEVEL_INIT |
| 22 | |
| 23 | #define CONFIG_CMD_FUSE |
| 24 | #ifdef CONFIG_CMD_FUSE |
| 25 | #define CONFIG_MXC_OCOTP |
| 26 | #endif |
| 27 | |
Stefan Agner | 1301175 | 2017-04-11 11:12:14 +0530 | [diff] [blame] | 28 | #ifdef CONFIG_VIDEO_FSL_DCU_FB |
Stefan Agner | 1301175 | 2017-04-11 11:12:14 +0530 | [diff] [blame] | 29 | #define CONFIG_SPLASH_SCREEN_ALIGN |
| 30 | #define CONFIG_VIDEO_LOGO |
| 31 | #define CONFIG_VIDEO_BMP_LOGO |
| 32 | #define CONFIG_SYS_FSL_DCU_LE |
| 33 | |
| 34 | #define CONFIG_SYS_DCU_ADDR DCU0_BASE_ADDR |
| 35 | #define DCU_LAYER_MAX_NUM 64 |
| 36 | #endif |
| 37 | |
Sanchayan Maity | cc4d78f | 2015-04-15 16:24:26 +0530 | [diff] [blame] | 38 | /* Size of malloc() pool */ |
| 39 | #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 2 * 1024 * 1024) |
| 40 | |
Sanchayan Maity | cc4d78f | 2015-04-15 16:24:26 +0530 | [diff] [blame] | 41 | /* Allow to overwrite serial and ethaddr */ |
| 42 | #define CONFIG_ENV_OVERWRITE |
Marcel Ziswiler | d92dee5 | 2016-11-16 17:49:23 +0100 | [diff] [blame] | 43 | #define CONFIG_ENV_VARS_UBOOT_CONFIG |
Sanchayan Maity | cc4d78f | 2015-04-15 16:24:26 +0530 | [diff] [blame] | 44 | #define CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG |
Sanchayan Maity | cc4d78f | 2015-04-15 16:24:26 +0530 | [diff] [blame] | 45 | |
| 46 | /* NAND support */ |
| 47 | #define CONFIG_CMD_NAND |
Stefan Agner | 4ce682a | 2015-05-08 19:07:13 +0200 | [diff] [blame] | 48 | #define CONFIG_SYS_NAND_ONFI_DETECTION |
Sanchayan Maity | cc4d78f | 2015-04-15 16:24:26 +0530 | [diff] [blame] | 49 | #define CONFIG_SYS_MAX_NAND_DEVICE 1 |
| 50 | #define CONFIG_SYS_NAND_BASE NFC_BASE_ADDR |
| 51 | |
| 52 | /* Dynamic MTD partition support */ |
| 53 | #define CONFIG_CMD_MTDPARTS /* Enable 'mtdparts' command line support */ |
| 54 | #define CONFIG_MTD_PARTITIONS |
| 55 | #define CONFIG_MTD_DEVICE /* needed for mtdparts commands */ |
| 56 | #define MTDIDS_DEFAULT "nand0=vf610_nfc" |
| 57 | #define MTDPARTS_DEFAULT "mtdparts=vf610_nfc:" \ |
| 58 | "128k(vf-bcb)ro," \ |
| 59 | "1408k(u-boot)ro," \ |
| 60 | "512k(u-boot-env)," \ |
| 61 | "-(ubi)" |
| 62 | |
Sanchayan Maity | cc4d78f | 2015-04-15 16:24:26 +0530 | [diff] [blame] | 63 | #define CONFIG_FSL_ESDHC |
| 64 | #define CONFIG_SYS_FSL_ESDHC_ADDR 0 |
| 65 | #define CONFIG_SYS_FSL_ESDHC_NUM 1 |
| 66 | |
Sanchayan Maity | cc4d78f | 2015-04-15 16:24:26 +0530 | [diff] [blame] | 67 | #define CONFIG_RBTREE |
| 68 | #define CONFIG_LZO |
Sanchayan Maity | cc4d78f | 2015-04-15 16:24:26 +0530 | [diff] [blame] | 69 | #define CONFIG_CMD_UBIFS /* increases size by almost 60 KB */ |
| 70 | |
Sanchayan Maity | cc4d78f | 2015-04-15 16:24:26 +0530 | [diff] [blame] | 71 | #define CONFIG_FEC_MXC |
| 72 | #define CONFIG_MII |
| 73 | #define IMX_FEC_BASE ENET1_BASE_ADDR |
| 74 | #define CONFIG_FEC_XCV_TYPE RMII |
| 75 | #define CONFIG_FEC_MXC_PHYADDR 0 |
| 76 | #define CONFIG_PHYLIB |
| 77 | #define CONFIG_PHY_MICREL |
| 78 | |
| 79 | #define CONFIG_IPADDR 192.168.10.2 |
| 80 | #define CONFIG_NETMASK 255.255.255.0 |
| 81 | #define CONFIG_SERVERIP 192.168.10.1 |
| 82 | |
Sanchayan Maity | cc4d78f | 2015-04-15 16:24:26 +0530 | [diff] [blame] | 83 | #define CONFIG_LOADADDR 0x80008000 |
| 84 | #define CONFIG_FDTADDR 0x84000000 |
| 85 | |
| 86 | /* We boot from the gfxRAM area of the OCRAM. */ |
| 87 | #define CONFIG_SYS_TEXT_BASE 0x3f408000 |
| 88 | #define CONFIG_BOARD_SIZE_LIMIT 524288 |
| 89 | |
| 90 | #define SD_BOOTCMD \ |
| 91 | "sdargs=root=/dev/mmcblk0p2 rw rootwait\0" \ |
| 92 | "sdboot=run setup; setenv bootargs ${defargs} ${sdargs} ${mtdparts} " \ |
| 93 | "${setupargs} ${vidargs}; echo Booting from MMC/SD card...; " \ |
| 94 | "load mmc 0:2 ${kernel_addr_r} /boot/${kernel_file} && " \ |
| 95 | "load mmc 0:2 ${fdt_addr_r} /boot/${soc}-colibri-${fdt_board}.dtb && " \ |
Sanchayan Maity | a48b427 | 2016-12-02 14:28:27 +0530 | [diff] [blame] | 96 | "run fdt_fixup && bootz ${kernel_addr_r} - ${fdt_addr_r}\0" \ |
Sanchayan Maity | cc4d78f | 2015-04-15 16:24:26 +0530 | [diff] [blame] | 97 | |
| 98 | #define NFS_BOOTCMD \ |
| 99 | "nfsargs=ip=:::::eth0: root=/dev/nfs\0" \ |
| 100 | "nfsboot=run setup; " \ |
| 101 | "setenv bootargs ${defargs} ${nfsargs} ${mtdparts} " \ |
| 102 | "${setupargs} ${vidargs}; echo Booting from NFS...;" \ |
| 103 | "dhcp ${kernel_addr_r} && " \ |
| 104 | "tftp ${fdt_addr_r} ${soc}-colibri-${fdt_board}.dtb && " \ |
Sanchayan Maity | a48b427 | 2016-12-02 14:28:27 +0530 | [diff] [blame] | 105 | "run fdt_fixup && bootz ${kernel_addr_r} - ${fdt_addr_r}\0" \ |
Sanchayan Maity | cc4d78f | 2015-04-15 16:24:26 +0530 | [diff] [blame] | 106 | |
| 107 | #define UBI_BOOTCMD \ |
| 108 | "ubiargs=ubi.mtd=ubi root=ubi0:rootfs rootfstype=ubifs " \ |
| 109 | "ubi.fm_autoconvert=1\0" \ |
| 110 | "ubiboot=run setup; " \ |
| 111 | "setenv bootargs ${defargs} ${ubiargs} ${mtdparts} " \ |
| 112 | "${setupargs} ${vidargs}; echo Booting from NAND...; " \ |
Sanchayan Maity | 27e4e10 | 2016-11-25 16:19:17 +0530 | [diff] [blame] | 113 | "ubi part ubi && " \ |
| 114 | "ubi read ${kernel_addr_r} kernel && " \ |
| 115 | "ubi read ${fdt_addr_r} dtb && " \ |
Sanchayan Maity | a48b427 | 2016-12-02 14:28:27 +0530 | [diff] [blame] | 116 | "run fdt_fixup && bootz ${kernel_addr_r} - ${fdt_addr_r}\0" \ |
Sanchayan Maity | cc4d78f | 2015-04-15 16:24:26 +0530 | [diff] [blame] | 117 | |
| 118 | #define CONFIG_BOOTCOMMAND "run ubiboot; run sdboot; run nfsboot" |
| 119 | |
Sanchayan Maity | 7755e53 | 2015-04-17 18:56:42 +0530 | [diff] [blame] | 120 | #define DFU_ALT_NAND_INFO "vf-bcb part 0,1;u-boot part 0,2;ubi part 0,4" |
| 121 | |
Sanchayan Maity | cc4d78f | 2015-04-15 16:24:26 +0530 | [diff] [blame] | 122 | #define CONFIG_EXTRA_ENV_SETTINGS \ |
| 123 | "kernel_addr_r=0x82000000\0" \ |
| 124 | "fdt_addr_r=0x84000000\0" \ |
| 125 | "kernel_file=zImage\0" \ |
| 126 | "fdt_file=${soc}-colibri-${fdt_board}.dtb\0" \ |
| 127 | "fdt_board=eval-v3\0" \ |
Sanchayan Maity | a48b427 | 2016-12-02 14:28:27 +0530 | [diff] [blame] | 128 | "fdt_fixup=;\0" \ |
Sanchayan Maity | cc4d78f | 2015-04-15 16:24:26 +0530 | [diff] [blame] | 129 | "defargs=\0" \ |
| 130 | "console=ttyLP0\0" \ |
| 131 | "setup=setenv setupargs " \ |
| 132 | "console=tty1 console=${console}" \ |
| 133 | ",${baudrate}n8 ${memargs}\0" \ |
| 134 | "setsdupdate=mmc rescan && set interface mmc && " \ |
| 135 | "fatload ${interface} 0:1 ${loadaddr} flash_blk.img && " \ |
| 136 | "source ${loadaddr}\0" \ |
| 137 | "setusbupdate=usb start && set interface usb && " \ |
| 138 | "fatload ${interface} 0:1 ${loadaddr} flash_blk.img && " \ |
| 139 | "source ${loadaddr}\0" \ |
| 140 | "setupdate=run setsdupdate || run setusbupdate\0" \ |
| 141 | "mtdparts=" MTDPARTS_DEFAULT "\0" \ |
Sanchayan Maity | 7755e53 | 2015-04-17 18:56:42 +0530 | [diff] [blame] | 142 | "dfu_alt_info=" DFU_ALT_NAND_INFO "\0" \ |
Stefan Agner | 1301175 | 2017-04-11 11:12:14 +0530 | [diff] [blame] | 143 | "video-mode=dcufb:640x480-16@60,monitor=lcd\0" \ |
| 144 | "splashpos=m,m\0" \ |
Sanchayan Maity | cc4d78f | 2015-04-15 16:24:26 +0530 | [diff] [blame] | 145 | SD_BOOTCMD \ |
| 146 | NFS_BOOTCMD \ |
| 147 | UBI_BOOTCMD |
| 148 | |
| 149 | /* Miscellaneous configurable options */ |
| 150 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
Sanchayan Maity | cc4d78f | 2015-04-15 16:24:26 +0530 | [diff] [blame] | 151 | #undef CONFIG_AUTO_COMPLETE |
Sanchayan Maity | 0d92de4 | 2015-06-08 12:40:41 +0530 | [diff] [blame] | 152 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ |
Sanchayan Maity | cc4d78f | 2015-04-15 16:24:26 +0530 | [diff] [blame] | 153 | #define CONFIG_SYS_PBSIZE \ |
| 154 | (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16) |
| 155 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ |
| 156 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE |
| 157 | |
Sanchayan Maity | cc4d78f | 2015-04-15 16:24:26 +0530 | [diff] [blame] | 158 | #define CONFIG_SYS_MEMTEST_START 0x80010000 |
| 159 | #define CONFIG_SYS_MEMTEST_END 0x87C00000 |
| 160 | |
| 161 | #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR |
| 162 | #define CONFIG_SYS_HZ 1000 |
| 163 | #define CONFIG_CMDLINE_EDITING |
| 164 | |
Sanchayan Maity | cc4d78f | 2015-04-15 16:24:26 +0530 | [diff] [blame] | 165 | /* Physical memory map */ |
| 166 | #define CONFIG_NR_DRAM_BANKS 1 |
| 167 | #define PHYS_SDRAM (0x80000000) |
| 168 | #define PHYS_SDRAM_SIZE (256 * 1024 * 1024) |
| 169 | |
| 170 | #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM |
| 171 | #define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR |
| 172 | #define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE |
| 173 | |
| 174 | #define CONFIG_SYS_INIT_SP_OFFSET \ |
| 175 | (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) |
| 176 | #define CONFIG_SYS_INIT_SP_ADDR \ |
| 177 | (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET) |
| 178 | |
| 179 | /* Environment organization */ |
Sanchayan Maity | cc4d78f | 2015-04-15 16:24:26 +0530 | [diff] [blame] | 180 | |
| 181 | #ifdef CONFIG_ENV_IS_IN_MMC |
| 182 | #define CONFIG_SYS_MMC_ENV_DEV 0 |
| 183 | #define CONFIG_ENV_OFFSET (12 * 64 * 1024) |
| 184 | #define CONFIG_ENV_SIZE (8 * 1024) |
| 185 | #endif |
| 186 | |
| 187 | #ifdef CONFIG_ENV_IS_IN_NAND |
| 188 | #define CONFIG_ENV_SIZE (64 * 2048) |
| 189 | #define CONFIG_ENV_RANGE (4 * 64 * 2048) |
| 190 | #define CONFIG_ENV_OFFSET (12 * 64 * 2048) |
| 191 | #endif |
| 192 | |
Sanchayan Maity | 7755e53 | 2015-04-17 18:56:42 +0530 | [diff] [blame] | 193 | /* USB Host Support */ |
Sanchayan Maity | 7755e53 | 2015-04-17 18:56:42 +0530 | [diff] [blame] | 194 | #define CONFIG_USB_EHCI_VF |
| 195 | #define CONFIG_USB_MAX_CONTROLLER_COUNT 2 |
| 196 | #define CONFIG_EHCI_HCD_INIT_AFTER_RESET |
| 197 | |
Sanchayan Maity | 7755e53 | 2015-04-17 18:56:42 +0530 | [diff] [blame] | 198 | /* USB DFU */ |
Sanchayan Maity | 7755e53 | 2015-04-17 18:56:42 +0530 | [diff] [blame] | 199 | #define CONFIG_SYS_DFU_DATA_BUF_SIZE (1024 * 1024) |
| 200 | |
| 201 | /* USB Storage */ |
Paul Kocialkowski | 045d605 | 2015-06-12 19:56:58 +0200 | [diff] [blame] | 202 | #define CONFIG_USB_FUNCTION_MASS_STORAGE |
Sanchayan Maity | 7755e53 | 2015-04-17 18:56:42 +0530 | [diff] [blame] | 203 | |
Sanchayan Maity | cc4d78f | 2015-04-15 16:24:26 +0530 | [diff] [blame] | 204 | #endif /* __CONFIG_H */ |