blob: a8a58f3950686ead03f6f09b1b5a7b3358ec42bd [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Patrice Chotard2f329792017-02-21 13:37:12 +01002/*
Patrice Chotard9e216242017-10-23 09:53:57 +02003 * Copyright (C) 2017, STMicroelectronics - All Rights Reserved
4 * Author(s): Patrice Chotard, <patrice.chotard@st.com> for STMicroelectronics.
Patrice Chotard2f329792017-02-21 13:37:12 +01005 */
6
7#ifndef __CONFIG_H
8#define __CONFIG_H
9
Patrice Chotarde067fea2018-07-16 10:04:19 +020010#include <linux/sizes.h>
11
Patrice Chotard2f329792017-02-21 13:37:12 +010012/* ram memory-related information */
Patrice Chotard2f329792017-02-21 13:37:12 +010013#define PHYS_SDRAM_1 0x40000000
14#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
Nicolas Le Bayone2db71e2017-09-25 09:14:19 +020015#define PHYS_SDRAM_1_SIZE 0x3E000000
Patrice Chotard2f329792017-02-21 13:37:12 +010016#define CONFIG_SYS_LOAD_ADDR PHYS_SDRAM_1 /* default load addr */
17
Patrice Chotard2f329792017-02-21 13:37:12 +010018#define CONFIG_SYS_HZ_CLOCK 1000000000 /* 1 GHz */
19
Patrice Chotard2f329792017-02-21 13:37:12 +010020/* Environment */
Patrice Chotard78b4e042017-09-25 09:14:18 +020021
22#define CONFIG_LOADADDR CONFIG_SYS_LOAD_ADDR
Patrice Chotarde067fea2018-07-16 10:04:19 +020023#define CONFIG_SYS_BOOTM_LEN SZ_16M
Patrice Chotard78b4e042017-09-25 09:14:18 +020024
Patrice Chotard78b4e042017-09-25 09:14:18 +020025#define BOOT_TARGET_DEVICES(func) \
26 func(MMC, mmc, 0) \
27 func(USB, usb, 0) \
28 func(DHCP, dhcp, na)
29#include <config_distro_bootcmd.h>
30#define CONFIG_BOOTFILE "uImage"
31#define CONFIG_EXTRA_ENV_SETTINGS \
32 "kernel_addr_r=0x40000000\0" \
33 "fdtfile=stih410-b2260.dtb\0" \
34 "fdt_addr_r=0x47000000\0" \
35 "scriptaddr=0x50000000\0" \
Riku Voipioa80cd222018-05-24 17:15:26 +030036 "pxefile_addr_r=0x50100000\0" \
Patrice Chotard78b4e042017-09-25 09:14:18 +020037 "fdt_high=0xffffffffffffffff\0" \
38 "initrd_high=0xffffffffffffffff\0" \
Lee Jones2b1760f2017-09-25 09:14:20 +020039 "ramdisk_addr_r=0x48000000\0" \
Patrice Chotard78b4e042017-09-25 09:14:18 +020040 BOOTENV
41
Patrice Chotard2f329792017-02-21 13:37:12 +010042/* Extra Commands */
43#define CONFIG_CMD_ASKENV
Patrice Chotard2f329792017-02-21 13:37:12 +010044
45#define CONFIG_SETUP_MEMORY_TAGS
46
47/* Size of malloc() pool */
48#define CONFIG_SYS_MALLOC_LEN 0x1800000
49#define CONFIG_SYS_GBL_DATA_SIZE 1024 /* Global data structures */
50#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_TEXT_BASE - \
51 CONFIG_SYS_MALLOC_LEN - \
52 CONFIG_SYS_GBL_DATA_SIZE)
53
54/* Monitor Command Prompt */
55#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
56
Patrice Chotard2f329792017-02-21 13:37:12 +010057#define CONFIG_SYS_MAX_FLASH_BANKS 1
58
59#define CONFIG_SKIP_LOWLEVEL_INIT
60
Patrice Chotard2b0e6982017-09-05 11:04:22 +020061/* USB Configs */
62#define CONFIG_USB_OHCI_NEW
63#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 2
64
65#define CONFIG_USB_HOST_ETHER
66#define CONFIG_USB_ETHER_ASIX
67#define CONFIG_USB_ETHER_MCS7830
68#define CONFIG_USB_ETHER_SMSC95XX
69
70/* NET Configs */
Patrice Chotard2b0e6982017-09-05 11:04:22 +020071
Patrice Chotard2f329792017-02-21 13:37:12 +010072#endif /* __CONFIG_H */