Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / a861ea61398c098edd86f5884d780764c2f80a6a / . / configs / MPC8313ERDB_NAND_33_defconfig
blob: 9946bf965eaf6183e8310b441e1dd1f5a60ba3ab [file] [log] [blame]
Masahiro Yamadad5f8fee2015-03-12 13:24:39 +0900[diff] [blame]1CONFIG_PPC=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]2CONFIG_SYS_TEXT_BASE=0x00100000
Simon Glasse076d6f2016-09-12 23:18:56 -0600[diff] [blame]3CONFIG_SPL_SERIAL_SUPPORT=y
Tom Rini9bd09622018-04-07 20:27:54 -0400[diff] [blame]4CONFIG_SPL=y
Mario Sixd10f3182019-01-21 09:17:53 +0100[diff] [blame]5CONFIG_SYS_CLK_FREQ=33333333
Masahiro Yamadad5f8fee2015-03-12 13:24:39 +0900[diff] [blame]6CONFIG_MPC83xx=y
Mario Six4a50e562019-01-21 09:17:56 +0100[diff] [blame]7CONFIG_HIGH_BATS=y
Mario Six7299dec2019-01-21 09:17:36 +0100[diff] [blame]8CONFIG_TARGET_MPC8313ERDB_NAND=y
Mario Six94867102019-01-21 09:17:54 +0100[diff] [blame]9CONFIG_SYSTEM_PLL_FACTOR_5_1=y
10CONFIG_CORE_PLL_RATIO_2_1=y
11CONFIG_PCI_HOST_MODE_ENABLE=y
12CONFIG_PCI_INT_ARBITER1_ENABLE=y
13CONFIG_BOOT_ROM_INTERFACE_NAND_FLASH_8BIT_SMALL=y
14CONFIG_TSEC1_MODE_RGMII=y
15CONFIG_TSEC2_MODE_RGMII=y
Mario Sixa861ea62019-01-21 09:17:57 +0100[diff] [blame^]16CONFIG_BAT0=y
17CONFIG_BAT0_NAME="DDR"
18CONFIG_BAT0_BASE=0x00000000
19CONFIG_BAT0_LENGTH_256_MBYTES=y
20CONFIG_BAT0_ACCESS_RW=y
21CONFIG_BAT0_USER_MODE_VALID=y
22CONFIG_BAT0_SUPERVISOR_MODE_VALID=y
23CONFIG_BAT1=y
24CONFIG_BAT1_NAME="PCI1_MEM"
25CONFIG_BAT1_BASE=0x80000000
26CONFIG_BAT1_LENGTH_256_MBYTES=y
27CONFIG_BAT1_ACCESS_RW=y
28CONFIG_BAT1_USER_MODE_VALID=y
29CONFIG_BAT1_SUPERVISOR_MODE_VALID=y
30CONFIG_BAT2=y
31CONFIG_BAT2_NAME="PCI1_MMIO_BASE"
32CONFIG_BAT2_BASE=0x90000000
33CONFIG_BAT2_LENGTH_256_MBYTES=y
34CONFIG_BAT2_ACCESS_RW=y
35CONFIG_BAT2_ICACHE_INHIBITED=y
36CONFIG_BAT2_ICACHE_GUARDED=y
37CONFIG_BAT2_DCACHE_INHIBITED=y
38CONFIG_BAT2_DCACHE_GUARDED=y
39CONFIG_BAT2_USER_MODE_VALID=y
40CONFIG_BAT2_SUPERVISOR_MODE_VALID=y
41CONFIG_BAT5=y
42CONFIG_BAT5_NAME="IMMR"
43CONFIG_BAT5_BASE=0xE0000000
44CONFIG_BAT5_LENGTH_256_MBYTES=y
45CONFIG_BAT5_ACCESS_RW=y
46CONFIG_BAT5_ICACHE_INHIBITED=y
47CONFIG_BAT5_ICACHE_GUARDED=y
48CONFIG_BAT5_DCACHE_INHIBITED=y
49CONFIG_BAT5_DCACHE_GUARDED=y
50CONFIG_BAT5_USER_MODE_VALID=y
51CONFIG_BAT5_SUPERVISOR_MODE_VALID=y
52CONFIG_BAT6=y
53CONFIG_BAT6_NAME="STACK_IN_DCACHE"
54CONFIG_BAT6_BASE=0xF0000000
55CONFIG_BAT6_LENGTH_256_MBYTES=y
56CONFIG_BAT6_ACCESS_RW=y
57CONFIG_BAT6_ICACHE_GUARDED=y
58CONFIG_BAT6_DCACHE_GUARDED=y
59CONFIG_BAT6_USER_MODE_VALID=y
60CONFIG_BAT6_SUPERVISOR_MODE_VALID=y
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]61CONFIG_OF_BOARD_SETUP=y
62CONFIG_OF_STDOUT_VIA_ALIAS=y
Adam Ford42efb612017-08-07 17:37:18 -0400[diff] [blame]63CONFIG_SYS_EXTRA_OPTIONS="SYS_33MHZ"
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]64CONFIG_BOOTDELAY=6
Adam Ford10541762018-07-29 13:13:29 -0500[diff] [blame]65CONFIG_MISC_INIT_R=y
Mario Six75b23ed2018-03-28 14:38:15 +0200[diff] [blame]66CONFIG_BOARD_EARLY_INIT_R=y
Tom Rini623d67e2018-02-06 12:15:38 -0500[diff] [blame]67# CONFIG_SPL_FRAMEWORK is not set
Simon Goldschmidtcc4078c2018-09-30 14:31:53 +0200[diff] [blame]68CONFIG_SPL_TEXT_BASE=0xFFF00000
Tom Rinie0056d72018-06-04 11:57:37 -0400[diff] [blame]69CONFIG_SPL_NAND_SUPPORT=y
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]70CONFIG_HUSH_PARSER=y
Tuomas Tynkkynen28d56bd2017-10-08 21:48:01 +0300[diff] [blame]71CONFIG_CMD_IMLS=y
Thomas Chou3a077cd2015-11-11 21:39:33 +0800[diff] [blame]72CONFIG_CMD_GPIO=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]73CONFIG_CMD_I2C=y
74CONFIG_CMD_NAND=y
Simon Glassc88a09a2017-08-04 16:34:34 -0600[diff] [blame]75CONFIG_CMD_PCI=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]76# CONFIG_CMD_SETEXPR is not set
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]77CONFIG_CMD_DHCP=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]78CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]79CONFIG_CMD_PING=y
Chris Packham3e257df2017-04-29 15:20:28 +1200[diff] [blame]80CONFIG_CMD_DATE=y
Tom Rinic20bb732017-07-22 18:36:16 -0400[diff] [blame]81CONFIG_CMD_MTDPARTS=y
Tom Rini5ad8e112017-10-22 17:55:07 -0400[diff] [blame]82CONFIG_MTDIDS_DEFAULT="nand0=e2800000.flash"
83CONFIG_MTDPARTS_DEFAULT="mtdparts=e2800000.flash:512k(uboot),128k(env),6m@1m(kernel),-(fs)"
Maxime Ripard7569e182018-01-23 21:17:01 +0100[diff] [blame]84# CONFIG_ENV_IS_IN_FLASH is not set
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]85CONFIG_ENV_IS_IN_NAND=y
Tom Rini9834b902017-03-13 13:48:42 -0400[diff] [blame]86# CONFIG_MMC is not set
Masahiro Yamada8cea9b52017-02-11 22:43:54 +0900[diff] [blame]87CONFIG_MTD_NOR_FLASH=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]88CONFIG_FLASH_CFI_DRIVER=y
89CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
90CONFIG_SYS_FLASH_PROTECTION=y
91CONFIG_SYS_FLASH_CFI=y
Adam Ford42efb612017-08-07 17:37:18 -0400[diff] [blame]92CONFIG_NAND=y
Mario Sixf504d1a2018-04-27 14:52:21 +0200[diff] [blame]93CONFIG_PHY_MARVELL=y
Mario Sixda4fc932018-03-28 14:38:18 +0200[diff] [blame]94CONFIG_TSEC_ENET=y
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]95CONFIG_SYS_NS16550=y
Simon Glassa66c5412016-02-22 22:55:42 -0700[diff] [blame]96CONFIG_OF_LIBFDT=y