blob: 91798f944570f4198e024df856d403eccd366bd5 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Eric Nelsone5b3a502013-03-11 08:44:53 +00002/*
3 * Copyright (C) 2010-2011 Freescale Semiconductor, Inc.
4 *
5 * Configuration settings for the Boundary Devices Nitrogen6X
6 * and Freescale i.MX6Q Sabre Lite boards.
Eric Nelsone5b3a502013-03-11 08:44:53 +00007 */
8
9#ifndef __CONFIG_H
10#define __CONFIG_H
11
Eric Nelson062772c2013-11-26 17:40:30 -070012#include "mx6_common.h"
Eric Nelsone5b3a502013-03-11 08:44:53 +000013
14#define CONFIG_MACH_TYPE 3769
15
Eric Nelsone5b3a502013-03-11 08:44:53 +000016/* Size of malloc() pool */
17#define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024)
18
Troy Kisky760327c2013-09-25 18:41:18 -070019#define CONFIG_USBD_HS
Eric Nelsone5b3a502013-03-11 08:44:53 +000020
Eric Nelsone5b3a502013-03-11 08:44:53 +000021#define CONFIG_MXC_UART_BASE UART2_BASE
22
Eric Nelsone5b3a502013-03-11 08:44:53 +000023/* I2C Configs */
trem03997412013-09-21 18:13:36 +020024#define CONFIG_SYS_I2C_MXC
Albert ARIBAUD \\(3ADEV\\)eb943872015-09-21 22:43:38 +020025#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
26#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
York Sunf1a52162015-03-20 10:20:40 -070027#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
Eric Nelsone5b3a502013-03-11 08:44:53 +000028#define CONFIG_SYS_I2C_SPEED 100000
Eric Nelson69691c62014-10-02 12:16:47 -070029#define CONFIG_I2C_EDID
Eric Nelsone5b3a502013-03-11 08:44:53 +000030
Eric Nelsone5b3a502013-03-11 08:44:53 +000031/* MMC Configs */
Eric Nelsone5b3a502013-03-11 08:44:53 +000032#define CONFIG_SYS_FSL_ESDHC_ADDR 0
33#define CONFIG_SYS_FSL_USDHC_NUM 2
34
Eric Nelsone5b3a502013-03-11 08:44:53 +000035/*
36 * SATA Configs
37 */
38#ifdef CONFIG_CMD_SATA
Eric Nelsone5b3a502013-03-11 08:44:53 +000039#define CONFIG_SYS_SATA_MAX_DEVICE 1
40#define CONFIG_DWC_AHSATA_PORT_ID 0
41#define CONFIG_DWC_AHSATA_BASE_ADDR SATA_ARB_BASE_ADDR
42#define CONFIG_LBA48
Eric Nelsone5b3a502013-03-11 08:44:53 +000043#endif
44
Eric Nelsone5b3a502013-03-11 08:44:53 +000045#define CONFIG_FEC_MXC
Eric Nelsone5b3a502013-03-11 08:44:53 +000046#define IMX_FEC_BASE ENET_BASE_ADDR
47#define CONFIG_FEC_XCV_TYPE RGMII
48#define CONFIG_ETHPRIME "FEC"
49#define CONFIG_FEC_MXC_PHYADDR 6
Eric Nelsone5b3a502013-03-11 08:44:53 +000050
51/* USB Configs */
Troy Kiskyed72a9e2013-10-10 15:27:59 -070052#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
53#define CONFIG_EHCI_HCD_INIT_AFTER_RESET /* For OTG port */
Eric Nelsone5b3a502013-03-11 08:44:53 +000054#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
55#define CONFIG_MXC_USB_FLAGS 0
56
Eric Nelsone5b3a502013-03-11 08:44:53 +000057/* Framebuffer and LCD */
Eric Nelson89f2be52015-04-16 11:31:33 -070058#define CONFIG_SYS_VIDEO_LOGO_MAX_SIZE (6 * 1024 * 1024)
Pardeep Kumar Singlac1fa1302013-07-25 12:12:13 -050059#define CONFIG_IMX_HDMI
Eric Benard7f63c142014-04-04 19:05:53 +020060#define CONFIG_IMX_VIDEO_SKIP
Eric Nelsone5b3a502013-03-11 08:44:53 +000061
Guillaume GARDET2ab78982018-04-18 17:04:58 +020062#ifdef CONFIG_CMD_MMC
63#define DISTRO_BOOT_DEV_MMC(func) func(MMC, mmc, 0) func(MMC, mmc, 1)
Eric Nelsone5b3a502013-03-11 08:44:53 +000064#else
Guillaume GARDET2ab78982018-04-18 17:04:58 +020065#define DISTRO_BOOT_DEV_MMC(func)
Eric Nelsone5b3a502013-03-11 08:44:53 +000066#endif
67
Guillaume GARDET2ab78982018-04-18 17:04:58 +020068#ifdef CONFIG_CMD_SATA
69#define DISTRO_BOOT_DEV_SATA(func) func(SATA, sata, 0)
Eric Nelsone5b3a502013-03-11 08:44:53 +000070#else
Guillaume GARDET2ab78982018-04-18 17:04:58 +020071#define DISTRO_BOOT_DEV_SATA(func)
Eric Nelsone5b3a502013-03-11 08:44:53 +000072#endif
73
Diego Rondini4e7394d2014-10-02 12:16:41 -070074#ifdef CONFIG_USB_STORAGE
Guillaume GARDET2ab78982018-04-18 17:04:58 +020075#define DISTRO_BOOT_DEV_USB(func) func(USB, usb, 0)
Diego Rondini4e7394d2014-10-02 12:16:41 -070076#else
Guillaume GARDET2ab78982018-04-18 17:04:58 +020077#define DISTRO_BOOT_DEV_USB(func)
Diego Rondini4e7394d2014-10-02 12:16:41 -070078#endif
79
Guillaume GARDET2ab78982018-04-18 17:04:58 +020080#ifdef CONFIG_CMD_PXE
81#define DISTRO_BOOT_DEV_PXE(func) func(PXE, pxe, na)
82#else
83#define DISTRO_BOOT_DEV_PXE(func)
84#endif
85
86#ifdef CONFIG_CMD_DHCP
87#define DISTRO_BOOT_DEV_DHCP(func) func(DHCP, dhcp, na)
88#else
89#define DISTRO_BOOT_DEV_DHCP(func)
90#endif
91
Eric Nelsone5b3a502013-03-11 08:44:53 +000092
Fabio Estevam1fd60922013-07-26 11:37:17 -030093#if defined(CONFIG_SABRELITE)
Guillaume GARDET2ab78982018-04-18 17:04:58 +020094#define FDTFILE "fdtfile=imx6q-sabrelite.dtb\0"
95#else
96/* FIXME: nitrogen6x covers multiple configs. Define fdtfile for each supported config. */
97#define FDTFILE
98#endif
99
100#define BOOT_TARGET_DEVICES(func) \
101 DISTRO_BOOT_DEV_MMC(func) \
102 DISTRO_BOOT_DEV_SATA(func) \
103 DISTRO_BOOT_DEV_USB(func) \
104 DISTRO_BOOT_DEV_PXE(func) \
105 DISTRO_BOOT_DEV_DHCP(func)
106
107#include <config_distro_bootcmd.h>
Simon Glassfb64e362020-05-10 11:40:09 -0600108#include <linux/stringify.h>
Guillaume GARDET2ab78982018-04-18 17:04:58 +0200109
Eric Nelsone5b3a502013-03-11 08:44:53 +0000110#define CONFIG_EXTRA_ENV_SETTINGS \
Fabio Estevam1fd60922013-07-26 11:37:17 -0300111 "console=ttymxc1\0" \
112 "fdt_high=0xffffffff\0" \
113 "initrd_high=0xffffffff\0" \
Guillaume GARDET2ab78982018-04-18 17:04:58 +0200114 "fdt_addr_r=0x18000000\0" \
115 FDTFILE \
116 "kernel_addr_r=" __stringify(CONFIG_LOADADDR) "\0" \
117 "pxefile_addr_r=" __stringify(CONFIG_LOADADDR) "\0" \
118 "scriptaddr=" __stringify(CONFIG_LOADADDR) "\0" \
119 "ramdisk_addr_r=0x13000000\0" \
120 "ramdiskaddr=0x13000000\0" \
Fabio Estevam1fd60922013-07-26 11:37:17 -0300121 "ip_dyn=yes\0" \
Gary Bissond3919c02017-01-12 12:18:44 +0100122 "usb_pgood_delay=2000\0" \
Guillaume GARDET2ab78982018-04-18 17:04:58 +0200123 BOOTENV
Fabio Estevam1fd60922013-07-26 11:37:17 -0300124
Eric Nelsone5b3a502013-03-11 08:44:53 +0000125/* Miscellaneous configurable options */
Eric Nelsone5b3a502013-03-11 08:44:53 +0000126
Eric Nelsone5b3a502013-03-11 08:44:53 +0000127/* Physical Memory Map */
Eric Nelsone5b3a502013-03-11 08:44:53 +0000128#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
129
130#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
131#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
132#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
133
134#define CONFIG_SYS_INIT_SP_OFFSET \
135 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
136#define CONFIG_SYS_INIT_SP_ADDR \
137 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
138
Peter Robinson4b671502015-05-22 17:30:45 +0100139/* Environment organization */
Eric Nelsone5b3a502013-03-11 08:44:53 +0000140
Marek Vasut52303852013-12-14 05:55:29 +0100141/*
142 * PCI express
143 */
Marek Vasut52303852013-12-14 05:55:29 +0100144#ifdef CONFIG_CMD_PCI
Marek Vasut52303852013-12-14 05:55:29 +0100145#define CONFIG_PCI_SCAN_SHOW
146#define CONFIG_PCIE_IMX
147#endif
148
Eric Nelsone5b3a502013-03-11 08:44:53 +0000149#endif /* __CONFIG_H */