blob: 31884dbc8838fd4681f3021f8a302ec3ffe2efa5 [file] [log] [blame]
Jagan Tekic9a4d0a2017-06-09 18:31:17 +05301/*
2 * Copyright (C) 2017 Jagan Teki <jteki@openedev.com>
3 *
4 * This file is dual-licensed: you can use it either under the terms
5 * of the GPL or the X11 license, at your option. Note that this dual
6 * licensing only applies to this file, and not this project as a
7 * whole.
8 *
9 * a) This library is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of the
12 * License, or (at your option) any later version.
13 *
14 * This library is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * Or, alternatively,
20 *
21 * b) Permission is hereby granted, free of charge, to any person
22 * obtaining a copy of this software and associated documentation
23 * files (the "Software"), to deal in the Software without
24 * restriction, including without limitation the rights to use,
25 * copy, modify, merge, publish, distribute, sublicense, and/or
26 * sell copies of the Software, and to permit persons to whom the
27 * Software is furnished to do so, subject to the following
28 * conditions:
29 *
30 * The above copyright notice and this permission notice shall be
31 * included in all copies or substantial portions of the Software.
32 *
33 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
34 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
35 * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
36 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
37 * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
38 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
39 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
40 * OTHER DEALINGS IN THE SOFTWARE.
41 */
42
43/dts-v1/;
44
45#include "sun50i-a64.dtsi"
46
47#include <dt-bindings/gpio/gpio.h>
48
49/ {
50 model = "FriendlyARM NanoPi A64";
51 compatible = "friendlyarm,nanopi-a64", "allwinner,sun50i-a64";
52
53 aliases {
Andre Przywara9607c052018-10-29 00:56:47 +000054 ethernet0 = &emac;
Jagan Tekic9a4d0a2017-06-09 18:31:17 +053055 serial0 = &uart0;
56 };
57
58 chosen {
59 stdout-path = "serial0:115200n8";
60 };
Andre Przywara9607c052018-10-29 00:56:47 +000061
62 hdmi-connector {
63 compatible = "hdmi-connector";
64 type = "a";
65
66 port {
67 hdmi_con_in: endpoint {
68 remote-endpoint = <&hdmi_out_con>;
69 };
70 };
71 };
72
73 leds {
74 compatible = "gpio-leds";
75
76 blue {
77 label = "nanopi-a64:blue:status";
78 gpios = <&pio 3 24 GPIO_ACTIVE_LOW>; /* PD24 */
79 };
80 };
81
82 wifi_pwrseq: wifi_pwrseq {
83 compatible = "mmc-pwrseq-simple";
84 clocks = <&rtc 1>;
85 clock-names = "ext_clock";
86 reset-gpios = <&r_pio 0 2 GPIO_ACTIVE_LOW>; /* PL2 */
87 };
Jagan Tekic9a4d0a2017-06-09 18:31:17 +053088};
89
Andre Przywara9607c052018-10-29 00:56:47 +000090&de {
91 status = "okay";
92};
93
Jagan Tekic9a4d0a2017-06-09 18:31:17 +053094&ehci0 {
95 status = "okay";
96};
97
98&ehci1 {
99 status = "okay";
100};
101
Andre Przywara9607c052018-10-29 00:56:47 +0000102&emac {
103 pinctrl-names = "default";
104 pinctrl-0 = <&rgmii_pins>;
105 phy-mode = "rgmii";
106 phy-handle = <&ext_rgmii_phy>;
107 phy-supply = <&reg_dcdc1>;
108 status = "okay";
109};
110
111&hdmi {
112 hvcc-supply = <&reg_dldo1>;
113 status = "okay";
114};
115
116&hdmi_out {
117 hdmi_out_con: endpoint {
118 remote-endpoint = <&hdmi_con_in>;
119 };
120};
121
Jagan Tekic9a4d0a2017-06-09 18:31:17 +0530122/* i2c1 connected with gpio headers like pine64, bananapi */
123&i2c1 {
124 pinctrl-names = "default";
125 pinctrl-0 = <&i2c1_pins>;
126 status = "disabled";
127};
128
129&i2c1_pins {
130 bias-pull-up;
131};
132
Andre Przywara9607c052018-10-29 00:56:47 +0000133&mdio {
134 ext_rgmii_phy: ethernet-phy@1 {
135 compatible = "ethernet-phy-ieee802.3-c22";
136 reg = <7>;
137 };
138};
139
Jagan Tekic9a4d0a2017-06-09 18:31:17 +0530140&mmc0 {
141 pinctrl-names = "default";
142 pinctrl-0 = <&mmc0_pins>;
Andre Przywara0fcb8302018-07-04 14:16:35 +0100143 vmmc-supply = <&reg_dcdc1>;
144 cd-gpios = <&pio 5 6 GPIO_ACTIVE_LOW>;
Jagan Tekic9a4d0a2017-06-09 18:31:17 +0530145 disable-wp;
146 bus-width = <4>;
147 status = "okay";
148};
149
Andre Przywara9607c052018-10-29 00:56:47 +0000150&mmc1 {
151 pinctrl-names = "default";
152 pinctrl-0 = <&mmc1_pins>;
153 vmmc-supply = <&reg_dcdc1>;
154 vqmmc-supply = <&reg_dldo4>;
155 mmc-pwrseq = <&wifi_pwrseq>;
156 bus-width = <4>;
157 non-removable;
158 status = "okay";
159
160 rtl8189etv: wifi@1 {
161 reg = <1>;
162 interrupt-parent = <&r_pio>;
163 interrupts = <0 3 IRQ_TYPE_LEVEL_LOW>; /* PL3 */
164 interrupt-names = "host-wake";
165 };
166};
167
Jagan Tekic9a4d0a2017-06-09 18:31:17 +0530168&ohci0 {
169 status = "okay";
170};
171
172&ohci1 {
173 status = "okay";
Andre Przywara0fcb8302018-07-04 14:16:35 +0100174};
175
176&r_rsb {
177 status = "okay";
178
179 axp803: pmic@3a3 {
180 compatible = "x-powers,axp803";
181 reg = <0x3a3>;
182 interrupt-parent = <&r_intc>;
183 interrupts = <0 IRQ_TYPE_LEVEL_LOW>;
184 };
185};
186
187#include "axp803.dtsi"
188
189&reg_aldo2 {
190 regulator-always-on;
191 regulator-min-microvolt = <1800000>;
192 regulator-max-microvolt = <3300000>;
193 regulator-name = "vcc-pl";
194};
195
196&reg_aldo3 {
197 regulator-always-on;
198 regulator-min-microvolt = <3000000>;
199 regulator-max-microvolt = <3000000>;
200 regulator-name = "vcc-pll-avcc";
201};
202
203&reg_dcdc1 {
204 regulator-always-on;
Andre Przywara9607c052018-10-29 00:56:47 +0000205 regulator-min-microvolt = <3300000>;
206 regulator-max-microvolt = <3300000>;
207 regulator-name = "vcc-3v3";
Andre Przywara0fcb8302018-07-04 14:16:35 +0100208};
209
210&reg_dcdc2 {
211 regulator-always-on;
212 regulator-min-microvolt = <1040000>;
213 regulator-max-microvolt = <1300000>;
214 regulator-name = "vdd-cpux";
215};
216
217/* DCDC3 is polyphased with DCDC2 */
218
219&reg_dcdc5 {
220 regulator-always-on;
221 regulator-min-microvolt = <1500000>;
222 regulator-max-microvolt = <1500000>;
223 regulator-name = "vcc-dram";
224};
225
226&reg_dcdc6 {
227 regulator-always-on;
228 regulator-min-microvolt = <1100000>;
229 regulator-max-microvolt = <1100000>;
230 regulator-name = "vdd-sys";
231};
232
233&reg_dldo1 {
234 regulator-always-on;
235 regulator-min-microvolt = <3300000>;
236 regulator-max-microvolt = <3300000>;
237 regulator-name = "vcc-hdmi-dsi";
238};
239
240&reg_dldo4 {
241 regulator-always-on;
242 regulator-min-microvolt = <3000000>;
243 regulator-max-microvolt = <3000000>;
244 regulator-name = "vcc-pg-wifi-io";
245};
246
247&reg_eldo1 {
248 regulator-min-microvolt = <1800000>;
249 regulator-max-microvolt = <1800000>;
250 regulator-name = "cpvdd";
251};
252
253&reg_fldo1 {
254 regulator-min-microvolt = <1200000>;
255 regulator-max-microvolt = <1200000>;
256 regulator-name = "vcc-1v2-hsic";
257};
258
259/*
260 * The A64 chip cannot work without this regulator off, although
261 * it seems to be only driving the AR100 core.
262 * Maybe we don't still know well about CPUs domain.
263 */
264&reg_fldo2 {
265 regulator-always-on;
266 regulator-min-microvolt = <1100000>;
267 regulator-max-microvolt = <1100000>;
268 regulator-name = "vdd-cpus";
269};
270
271&reg_rtc_ldo {
272 regulator-name = "vcc-rtc";
Jagan Tekic9a4d0a2017-06-09 18:31:17 +0530273};
274
Andre Przywara9607c052018-10-29 00:56:47 +0000275&simplefb_hdmi {
276 vcc-hdmi-supply = <&reg_dldo1>;
277};
278
Jagan Tekic9a4d0a2017-06-09 18:31:17 +0530279&uart0 {
280 pinctrl-names = "default";
Andre Przywara9607c052018-10-29 00:56:47 +0000281 pinctrl-0 = <&uart0_pb_pins>;
Jagan Tekic9a4d0a2017-06-09 18:31:17 +0530282 status = "okay";
283};
284
285&usbphy {
286 status = "okay";
287};