blob: 7b7af5e67612d2c16b062b25204019ac55bcb199 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Thomas Abrahame3fc84c2016-04-23 22:18:09 +05302/*
3 * Exynos PLL helper functions for clock drivers.
4 * Copyright (C) 2016 Samsung Electronics
5 * Thomas Abraham <thomas.ab@samsung.com>
Thomas Abrahame3fc84c2016-04-23 22:18:09 +05306 */
7
Sam Protsenko0f3bda02023-11-07 15:22:00 -06008#ifndef __EXYNOS_CLK_PLL_H
9#define __EXYNOS_CLK_PLL_H
10
Thomas Abrahame3fc84c2016-04-23 22:18:09 +053011unsigned long pll145x_get_rate(unsigned int *con1, unsigned long fin_freq);
Sam Protsenko0f3bda02023-11-07 15:22:00 -060012
13#endif /* __EXYNOS_CLK_PLL_H */