blob: 2893f80c9f23ad2792925980002898b51a6a2ccb [file] [log] [blame]
huang lin1115b642015-11-17 14:20:27 +08001/*
2 * (C) Copyright 2015 Rockchip Electronics Co., Ltd
3 *
4 * SPDX-License-Identifier: GPL-2.0+
5 */
6#ifndef __CONFIG_RK3036_COMMON_H
7#define __CONFIG_RK3036_COMMON_H
8
9#include <asm/arch/hardware.h>
Jacob Chen63dc9712016-10-08 13:47:41 +080010#include "rockchip-common.h"
huang lin1115b642015-11-17 14:20:27 +080011
huang lin1115b642015-11-17 14:20:27 +080012#define CONFIG_NR_DRAM_BANKS 1
13#define CONFIG_ENV_IS_NOWHERE
14#define CONFIG_ENV_SIZE 0x2000
15#define CONFIG_SYS_MAXARGS 16
huang lin1115b642015-11-17 14:20:27 +080016#define CONFIG_SYS_MALLOC_LEN (32 << 20)
17#define CONFIG_SYS_CBSIZE 1024
18#define CONFIG_SKIP_LOWLEVEL_INIT
huang lin1115b642015-11-17 14:20:27 +080019
20#define CONFIG_SYS_TIMER_RATE (24 * 1000 * 1000)
21#define CONFIG_SYS_TIMER_BASE 0x200440a0 /* TIMER5 */
22#define CONFIG_SYS_TIMER_COUNTER (CONFIG_SYS_TIMER_BASE + 8)
23
24#define CONFIG_SYS_NS16550
25#define CONFIG_SYS_NS16550_MEM32
26
huang lin1115b642015-11-17 14:20:27 +080027#define CONFIG_SYS_TEXT_BASE 0x60000000
28#define CONFIG_SYS_INIT_SP_ADDR 0x60100000
29#define CONFIG_SYS_LOAD_ADDR 0x60800800
30#define CONFIG_SPL_STACK 0x10081fff
31#define CONFIG_SPL_TEXT_BASE 0x10081004
32
33#define CONFIG_ROCKCHIP_MAX_INIT_SIZE (4 << 10)
34#define CONFIG_ROCKCHIP_CHIP_TAG "RK30"
35
huang lin1115b642015-11-17 14:20:27 +080036/* MMC/SD IP block */
huang lin1115b642015-11-17 14:20:27 +080037#define CONFIG_BOUNCE_BUFFER
38
huang lin1115b642015-11-17 14:20:27 +080039#define CONFIG_FAT_WRITE
huang lin1115b642015-11-17 14:20:27 +080040
huang lin1115b642015-11-17 14:20:27 +080041#define CONFIG_SYS_SDRAM_BASE 0x60000000
42#define CONFIG_NR_DRAM_BANKS 1
43#define SDRAM_BANK_SIZE (512UL << 20UL)
44
45#define CONFIG_SPI_FLASH
46#define CONFIG_SPI
huang lin1115b642015-11-17 14:20:27 +080047#define CONFIG_SPI_FLASH_GIGADEVICE
48#define CONFIG_SF_DEFAULT_SPEED 20000000
49
huang lin1115b642015-11-17 14:20:27 +080050#ifndef CONFIG_SPL_BUILD
Xu Ziyuane71ce522016-07-28 11:42:34 +080051/* usb otg */
52#define CONFIG_USB_GADGET
53#define CONFIG_USB_GADGET_DUALSPEED
54#define CONFIG_USB_GADGET_DWC2_OTG
55#define CONFIG_USB_GADGET_VBUS_DRAW 0
56
57/* fastboot */
58#define CONFIG_CMD_FASTBOOT
59#define CONFIG_USB_FUNCTION_FASTBOOT
60#define CONFIG_FASTBOOT_FLASH
61#define CONFIG_FASTBOOT_FLASH_MMC_DEV 0
62#define CONFIG_FASTBOOT_BUF_ADDR CONFIG_SYS_LOAD_ADDR
63#define CONFIG_FASTBOOT_BUF_SIZE 0x08000000
64
jacob2.chen4d393482016-08-30 01:26:14 +080065/* usb mass storage */
66#define CONFIG_USB_FUNCTION_MASS_STORAGE
67#define CONFIG_CMD_USB_MASS_STORAGE
68
Xu Ziyuane71ce522016-07-28 11:42:34 +080069#define CONFIG_USB_GADGET_DOWNLOAD
70#define CONFIG_G_DNL_MANUFACTURER "Rockchip"
71#define CONFIG_G_DNL_VENDOR_NUM 0x2207
72#define CONFIG_G_DNL_PRODUCT_NUM 0x310a
73
Kever Yang096af312016-11-08 18:13:39 +080074/* usb host */
75#ifdef CONFIG_CMD_USB
76#define CONFIG_USB_DWC2
77#define CONFIG_USB_HOST_ETHER
78#define CONFIG_USB_ETHER_SMSC95XX
79#define CONFIG_USB_ETHER_ASIX
80#endif
huang lin1115b642015-11-17 14:20:27 +080081#define ENV_MEM_LAYOUT_SETTINGS \
82 "scriptaddr=0x60000000\0" \
83 "pxefile_addr_r=0x60100000\0" \
84 "fdt_addr_r=0x61f00000\0" \
85 "kernel_addr_r=0x62000000\0" \
86 "ramdisk_addr_r=0x64000000\0"
87
huang lin1115b642015-11-17 14:20:27 +080088#include <config_distro_bootcmd.h>
89
90/* Linux fails to load the fdt if it's loaded above 512M on a evb-rk3036 board,
91 * so limit the fdt reallocation to that */
92#define CONFIG_EXTRA_ENV_SETTINGS \
93 "fdt_high=0x7fffffff\0" \
Jacob Chene5152912016-09-19 18:46:25 +080094 "partitions=" PARTS_DEFAULT \
huang lin1115b642015-11-17 14:20:27 +080095 ENV_MEM_LAYOUT_SETTINGS \
96 BOOTENV
97#endif
98
Jacob Chenc95f3782016-09-19 18:46:28 +080099#define CONFIG_PREBOOT
100
huang lin1115b642015-11-17 14:20:27 +0800101#endif