blob: eb2a60a57dac463047f4aec97f9cd61d443ae7bb [file] [log] [blame]
Pali Rohár248ef0a2012-10-29 07:54:01 +00001/*
2 * (C) Copyright 2011-2012
3 * Pali Rohár <pali.rohar@gmail.com>
4 *
5 * (C) Copyright 2010
6 * Alistair Buxton <a.j.buxton@gmail.com>
7 *
8 * Derived from Beagle Board code:
9 * (C) Copyright 2006-2008
10 * Texas Instruments.
11 * Richard Woodruff <r-woodruff2@ti.com>
12 * Syed Mohammed Khasim <x0khasim@ti.com>
13 *
14 * Configuration settings for the Nokia RX-51 aka N900.
15 *
Wolfgang Denkbd8ec7e2013-10-07 13:07:26 +020016 * SPDX-License-Identifier: GPL-2.0+
Pali Rohár248ef0a2012-10-29 07:54:01 +000017 */
18
19#ifndef __CONFIG_H
20#define __CONFIG_H
21
22/*
23 * High Level Configuration Options
24 */
25
26#define CONFIG_OMAP /* in a TI OMAP core */
Pali Rohár248ef0a2012-10-29 07:54:01 +000027#define CONFIG_OMAP3430 /* which is in a 3430 */
28#define CONFIG_OMAP3_RX51 /* working with RX51 */
29#define CONFIG_SYS_L2CACHE_OFF /* pretend there is no L2 CACHE */
30
31#define CONFIG_MACH_TYPE MACH_TYPE_NOKIA_RX51
32
33/*
34 * Nokia X-Loader loading secondary image to address 0x80400000
35 * NOLO loading boot image to random place, so it doesn't really
36 * matter what we set this to. We have to copy u-boot to this address
37 */
38#define CONFIG_SYS_TEXT_BASE 0x80008000
39
40#define CONFIG_SDRC /* The chip has SDRC controller */
41
42#include <asm/arch/cpu.h> /* get chip and board defs */
Nishanth Menonfa96c962015-03-09 17:12:04 -050043#include <asm/arch/omap.h>
Pali Rohár248ef0a2012-10-29 07:54:01 +000044#include <asm/arch/mem.h>
45#include <linux/stringify.h>
46
Pali Rohár248ef0a2012-10-29 07:54:01 +000047/* Clock Defines */
48#define V_OSCK 26000000 /* Clock output from T2 */
49#define V_SCLK (V_OSCK >> 1)
50
Pali Rohár248ef0a2012-10-29 07:54:01 +000051#define CONFIG_MISC_INIT_R
52#define CONFIG_SKIP_LOWLEVEL_INIT /* X-Loader set everything up */
53
54#define CONFIG_CMDLINE_TAG /* enable passing kernel command line string */
55#define CONFIG_INITRD_TAG /* enable passing initrd */
56#define CONFIG_REVISION_TAG /* enable passing revision tag*/
57#define CONFIG_SETUP_MEMORY_TAGS /* enable memory tag */
58
59/*
60 * Size of malloc() pool
61 */
62#define CONFIG_ENV_SIZE (128 << 10)
63#define CONFIG_UBI_SIZE (512 << 10)
64#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + CONFIG_UBI_SIZE + \
65 (128 << 10))
66
67/*
68 * Hardware drivers
69 */
70
71/*
72 * NS16550 Configuration
73 */
74#define V_NS16550_CLK 48000000 /* 48MHz (APLL96/2) */
75
Pali Rohár248ef0a2012-10-29 07:54:01 +000076#define CONFIG_SYS_NS16550_SERIAL
77#define CONFIG_SYS_NS16550_REG_SIZE (-4)
78#define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
79
80/*
81 * select serial console configuration
82 */
83#define CONFIG_CONS_INDEX 3
84#define CONFIG_SYS_NS16550_COM3 OMAP34XX_UART3
85#define CONFIG_SERIAL3 3 /* UART3 on RX-51 */
86
87/* allow to overwrite serial and ethaddr */
88#define CONFIG_ENV_OVERWRITE
Pali Rohár248ef0a2012-10-29 07:54:01 +000089#define CONFIG_SYS_BAUDRATE_TABLE { 4800, 9600, 19200, 38400, 57600, 115200 }
Pali Rohár248ef0a2012-10-29 07:54:01 +000090
91/* USB */
Paul Kocialkowskif34dfcb2015-08-04 17:04:06 +020092#define CONFIG_USB_MUSB_UDC
93#define CONFIG_USB_MUSB_HCD
Pali Rohár248ef0a2012-10-29 07:54:01 +000094#define CONFIG_USB_OMAP3
95#define CONFIG_TWL4030_USB
96
97/* USB device configuration */
98#define CONFIG_USB_DEVICE
99#define CONFIG_USBD_VENDORID 0x0421
100#define CONFIG_USBD_PRODUCTID 0x01c8
101#define CONFIG_USBD_MANUFACTURER "Nokia"
102#define CONFIG_USBD_PRODUCT_NAME "N900"
103
Pali Rohár248ef0a2012-10-29 07:54:01 +0000104/* commands to include */
Pali Rohár248ef0a2012-10-29 07:54:01 +0000105
106#define CONFIG_CMDLINE_EDITING /* add command line history */
107#define CONFIG_AUTO_COMPLETE /* add autocompletion support */
108
Pali Rohár248ef0a2012-10-29 07:54:01 +0000109#ifdef ONENAND_SUPPORT
110
111#define CONFIG_CMD_ONENAND /* ONENAND support */
112#define CONFIG_CMD_MTDPARTS /* mtd parts support */
113
114#ifdef UBIFS_SUPPORT
Pali Rohár248ef0a2012-10-29 07:54:01 +0000115#define CONFIG_CMD_UBIFS /* UBIFS Support */
116#endif
117
118#endif
119
Pali Rohár248ef0a2012-10-29 07:54:01 +0000120#define CONFIG_OMAP3_SPI
Heiko Schocherf53f2b82013-10-22 11:03:18 +0200121#define CONFIG_SYS_I2C
122#define CONFIG_SYS_OMAP24_I2C_SPEED 100000
123#define CONFIG_SYS_OMAP24_I2C_SLAVE 1
124#define CONFIG_SYS_I2C_OMAP34XX
Pali Rohár248ef0a2012-10-29 07:54:01 +0000125
126/*
127 * TWL4030
128 */
129#define CONFIG_TWL4030_POWER
130#define CONFIG_TWL4030_LED
131#define CONFIG_TWL4030_KEYPAD
132
133#define CONFIG_OMAP_GPIO
134#define GPIO_SLIDE 71
135
136/*
137 * Board ONENAND Info.
138 */
139
140#define PART1_NAME "bootloader"
141#define PART1_SIZE 128
142#define PART1_MULL 1024
143#define PART1_SUFF "k"
144#define PART1_OFFS 0x00000000
145#define PART1_MASK 0x00000003
146
147#define PART2_NAME "config"
148#define PART2_SIZE 384
149#define PART2_MULL 1024
150#define PART2_SUFF "k"
151#define PART2_OFFS 0x00020000
152#define PART2_MASK 0x00000000
153
154#define PART3_NAME "log"
155#define PART3_SIZE 256
156#define PART3_MULL 1024
157#define PART3_SUFF "k"
158#define PART3_OFFS 0x00080000
159#define PART3_MASK 0x00000000
160
161#define PART4_NAME "kernel"
162#define PART4_SIZE 2
163#define PART4_MULL 1024*1024
164#define PART4_SUFF "m"
165#define PART4_OFFS 0x000c0000
166#define PART4_MASK 0x00000000
167
168#define PART5_NAME "initfs"
169#define PART5_SIZE 2
170#define PART5_MULL 1024*1024
171#define PART5_SUFF "m"
172#define PART5_OFFS 0x002c0000
173#define PART5_MASK 0x00000000
174
175#define PART6_NAME "rootfs"
176#define PART6_SIZE 257280
177#define PART6_MULL 1024
178#define PART6_SUFF "k"
179#define PART6_OFFS 0x004c0000
180#define PART6_MASK 0x00000000
181
182#ifdef ONENAND_SUPPORT
183
Pali Rohár248ef0a2012-10-29 07:54:01 +0000184#define CONFIG_SYS_ONENAND_BASE ONENAND_MAP
185#define CONFIG_MTD_DEVICE
186#define CONFIG_MTD_PARTITIONS
187
188#ifdef UBIFS_SUPPORT
189#define CONFIG_RBTREE
190#define CONFIG_LZO
191#endif
192
193#define MTDIDS_DEFAULT "onenand0=onenand"
194#define MTDPARTS_DEFAULT "mtdparts=onenand:" \
195 __stringify(PART1_SIZE) PART1_SUFF "(" PART1_NAME ")ro," \
196 __stringify(PART2_SIZE) PART2_SUFF "(" PART2_NAME ")," \
197 __stringify(PART3_SIZE) PART3_SUFF "(" PART3_NAME ")," \
198 __stringify(PART4_SIZE) PART4_SUFF "(" PART4_NAME ")," \
199 __stringify(PART5_SIZE) PART5_SUFF "(" PART5_NAME ")," \
200 "-(" PART6_NAME ")"
201
202#endif
203
204/* Watchdog support */
205#define CONFIG_HW_WATCHDOG
206
207/*
208 * Framebuffer
209 */
210/* Video console */
Pali Rohár248ef0a2012-10-29 07:54:01 +0000211#define CONFIG_VIDEO_LOGO
212#define VIDEO_FB_16BPP_PIXEL_SWAP
213#define VIDEO_FB_16BPP_WORD_SWAP
Pali Rohár248ef0a2012-10-29 07:54:01 +0000214#define CONFIG_SPLASH_SCREEN
215
216/* functions for cfb_console */
217#define VIDEO_KBD_INIT_FCT rx51_kp_init()
218#define VIDEO_TSTC_FCT rx51_kp_tstc
219#define VIDEO_GETC_FCT rx51_kp_getc
220#ifndef __ASSEMBLY__
Simon Glass0d1e1f72014-07-23 06:54:59 -0600221struct stdio_dev;
Pali Rohár248ef0a2012-10-29 07:54:01 +0000222int rx51_kp_init(void);
Simon Glass0d1e1f72014-07-23 06:54:59 -0600223int rx51_kp_tstc(struct stdio_dev *sdev);
224int rx51_kp_getc(struct stdio_dev *sdev);
Pali Rohár248ef0a2012-10-29 07:54:01 +0000225#endif
226
227#ifndef MTDPARTS_DEFAULT
228#define MTDPARTS_DEFAULT
229#endif
230
231/* Environment information */
Pali Rohár248ef0a2012-10-29 07:54:01 +0000232#define CONFIG_EXTRA_ENV_SETTINGS \
233 "mtdparts=" MTDPARTS_DEFAULT "\0" \
234 "usbtty=cdc_acm\0" \
235 "stdin=vga\0" \
236 "stdout=vga\0" \
237 "stderr=vga\0" \
238 "setcon=setenv stdin ${con};" \
239 "setenv stdout ${con};" \
240 "setenv stderr ${con}\0" \
241 "sercon=setenv con serial; run setcon\0" \
242 "usbcon=setenv con usbtty; run setcon\0" \
243 "vgacon=setenv con vga; run setcon\0" \
244 "slide=gpio input " __stringify(GPIO_SLIDE) "\0" \
245 "switchmmc=mmc dev ${mmcnum}\0" \
246 "kernaddr=0x82008000\0" \
247 "initrdaddr=0x84008000\0" \
248 "scriptaddr=0x86008000\0" \
249 "fileload=${mmctype}load mmc ${mmcnum}:${mmcpart} " \
250 "${loadaddr} ${mmcfile}\0" \
251 "kernload=setenv loadaddr ${kernaddr};" \
252 "setenv mmcfile ${mmckernfile};" \
253 "run fileload\0" \
254 "initrdload=setenv loadaddr ${initrdaddr};" \
255 "setenv mmcfile ${mmcinitrdfile};" \
256 "run fileload\0" \
257 "scriptload=setenv loadaddr ${scriptaddr};" \
258 "setenv mmcfile ${mmcscriptfile};" \
259 "run fileload\0" \
260 "scriptboot=echo Running ${mmcscriptfile} from mmc " \
261 "${mmcnum}:${mmcpart} ...; source ${scriptaddr}\0" \
262 "kernboot=echo Booting ${mmckernfile} from mmc " \
263 "${mmcnum}:${mmcpart} ...; bootm ${kernaddr}\0" \
264 "kerninitrdboot=echo Booting ${mmckernfile} ${mmcinitrdfile} from mmc "\
265 "${mmcnum}:${mmcpart} ...; bootm ${kernaddr} ${initrdaddr}\0" \
266 "attachboot=echo Booting attached kernel image ...;" \
267 "setenv setup_omap_atag 1;" \
268 "bootm ${attkernaddr};" \
269 "setenv setup_omap_atag\0" \
270 "trymmcscriptboot=if run switchmmc; then " \
271 "if run scriptload; then " \
272 "run scriptboot;" \
273 "fi;" \
274 "fi\0" \
275 "trymmckernboot=if run switchmmc; then " \
276 "if run kernload; then " \
277 "run kernboot;" \
278 "fi;" \
279 "fi\0" \
280 "trymmckerninitrdboot=if run switchmmc; then " \
281 "if run initrdload; then " \
282 "if run kernload; then " \
283 "run kerninitrdboot;" \
284 "fi;" \
285 "fi; " \
286 "fi\0" \
287 "trymmcpartboot=setenv mmcscriptfile boot.scr; run trymmcscriptboot;" \
288 "setenv mmckernfile uImage; run trymmckernboot\0" \
289 "trymmcallpartboot=setenv mmcpart 1; run trymmcpartboot;" \
290 "setenv mmcpart 2; run trymmcpartboot;" \
291 "setenv mmcpart 3; run trymmcpartboot;" \
292 "setenv mmcpart 4; run trymmcpartboot\0" \
293 "trymmcboot=if run switchmmc; then " \
294 "setenv mmctype fat;" \
295 "run trymmcallpartboot;" \
296 "setenv mmctype ext2;" \
297 "run trymmcallpartboot;" \
298 "setenv mmctype ext4;" \
299 "run trymmcallpartboot;" \
300 "fi\0" \
301 "emmcboot=setenv mmcnum 1; run trymmcboot\0" \
302 "sdboot=setenv mmcnum 0; run trymmcboot\0" \
Pali Rohár13eb3e42013-03-07 05:15:19 +0000303 "menucmd=bootmenu\0" \
304 "bootmenu_0=Attached kernel=run attachboot\0" \
305 "bootmenu_1=Internal eMMC=run emmcboot\0" \
306 "bootmenu_2=External SD card=run sdboot\0" \
307 "bootmenu_3=U-Boot boot order=boot\0" \
308 "bootmenu_delay=30\0" \
Pali Rohár248ef0a2012-10-29 07:54:01 +0000309 ""
310
311#define CONFIG_PREBOOT \
Pali Rohár13eb3e42013-03-07 05:15:19 +0000312 "setenv mmcnum 1; setenv mmcpart 1;" \
313 "setenv mmcscriptfile bootmenu.scr;" \
314 "if run switchmmc; then " \
315 "setenv mmcdone true;" \
316 "setenv mmctype fat;" \
317 "if run scriptload; then true; else " \
318 "setenv mmctype ext2;" \
319 "if run scriptload; then true; else " \
320 "setenv mmctype ext4;" \
321 "if run scriptload; then true; else " \
322 "setenv mmcdone false;" \
323 "fi;" \
324 "fi;" \
325 "fi;" \
326 "if ${mmcdone}; then " \
327 "run scriptboot;" \
328 "fi;" \
329 "fi;" \
330 "if run slide; then true; else " \
331 "setenv bootmenu_delay 0;" \
332 "setenv bootdelay 0;" \
333 "fi"
334
335#define CONFIG_POSTBOOTMENU \
336 "echo;" \
Pali Rohár248ef0a2012-10-29 07:54:01 +0000337 "echo Extra commands:;" \
338 "echo run sercon - Use serial port for control.;" \
339 "echo run usbcon - Use usbtty for control.;" \
340 "echo run vgacon - Use framebuffer/keyboard.;" \
341 "echo run sdboot - Boot from SD card slot.;" \
342 "echo run emmcboot - Boot internal eMMC memory.;" \
343 "echo run attachboot - Boot attached kernel image.;" \
344 "echo"
345
346#define CONFIG_BOOTCOMMAND \
347 "run sdboot;" \
348 "run emmcboot;" \
349 "run attachboot;" \
350 "echo"
351
Pali Rohár13eb3e42013-03-07 05:15:19 +0000352#define CONFIG_MENU_SHOW
353
Pali Rohár248ef0a2012-10-29 07:54:01 +0000354/*
355 * Miscellaneous configurable options
356 */
357#define CONFIG_SYS_LONGHELP /* undef to save memory */
Pali Rohár248ef0a2012-10-29 07:54:01 +0000358#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
359/* Print Buffer Size */
360#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
361 sizeof(CONFIG_SYS_PROMPT) + 16)
362#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
363/* Boot Argument Buffer Size */
364#define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE)
365
366#define CONFIG_SYS_MEMTEST_START (OMAP34XX_SDRC_CS0)
367#define CONFIG_SYS_MEMTEST_END (OMAP34XX_SDRC_CS0 + 0x01F00000)/*31MB*/
368
369/* default load address */
370#define CONFIG_SYS_LOAD_ADDR (OMAP34XX_SDRC_CS0)
371
372/*
373 * OMAP3 has 12 GP timers, they can be driven by the system clock
374 * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK).
375 * This rate is divided by a local divisor.
376 */
377#define CONFIG_SYS_TIMERBASE (OMAP34XX_GPT2)
378#define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
Pali Rohár248ef0a2012-10-29 07:54:01 +0000379
380/*
Pali Rohár248ef0a2012-10-29 07:54:01 +0000381 * Physical Memory Map
382 */
383#define CONFIG_NR_DRAM_BANKS 2
384#define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
385
386/*
387 * FLASH and environment organization
388 */
389
390#define CONFIG_ENV_IS_NOWHERE
391
392#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
393#define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800
394#define CONFIG_SYS_INIT_RAM_SIZE 0x800
395#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
396 CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
397
398/*
399 * Attached kernel image
400 */
401
402#define SDRAM_SIZE 0x10000000 /* 256 MB */
403#define SDRAM_END (CONFIG_SYS_SDRAM_BASE + SDRAM_SIZE)
404
405#define IMAGE_MAXSIZE 0x1FF800 /* 2 MB - 2 kB */
406#define KERNEL_OFFSET 0x40000 /* 256 kB */
407#define KERNEL_MAXSIZE (IMAGE_MAXSIZE-KERNEL_OFFSET)
408#define KERNEL_ADDRESS (SDRAM_END-KERNEL_MAXSIZE)
409
410/* Reserve protected RAM for attached kernel */
411#define CONFIG_PRAM ((KERNEL_MAXSIZE >> 10)+1)
412
413#endif /* __CONFIG_H */