blob: af16b05eac96e4894b2d5c664410ace34c8a74bd [file] [log] [blame]
Tom Rini53633a82024-02-29 12:33:36 -05001# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2%YAML 1.2
3---
4$id: http://devicetree.org/schemas/clock/qcom,sm8550-tcsr.yaml#
5$schema: http://devicetree.org/meta-schemas/core.yaml#
6
7title: Qualcomm TCSR Clock Controller on SM8550
8
9maintainers:
10 - Bjorn Andersson <andersson@kernel.org>
11
12description: |
13 Qualcomm TCSR clock control module provides the clocks, resets and
14 power domains on SM8550
15
Tom Rini93743d22024-04-01 09:08:13 -040016 See also:
17 - include/dt-bindings/clock/qcom,sm8550-tcsr.h
18 - include/dt-bindings/clock/qcom,sm8650-tcsr.h
Tom Rini53633a82024-02-29 12:33:36 -050019
20properties:
21 compatible:
22 items:
Tom Rini93743d22024-04-01 09:08:13 -040023 - enum:
24 - qcom,sm8550-tcsr
25 - qcom,sm8650-tcsr
Tom Rini53633a82024-02-29 12:33:36 -050026 - const: syscon
27
28 clocks:
29 items:
30 - description: TCXO pad clock
31
32 reg:
33 maxItems: 1
34
35 '#clock-cells':
36 const: 1
37
38 '#reset-cells':
39 const: 1
40
41required:
42 - compatible
43 - clocks
44
45additionalProperties: false
46
47examples:
48 - |
49 #include <dt-bindings/clock/qcom,rpmh.h>
50
51 clock-controller@1fc0000 {
52 compatible = "qcom,sm8550-tcsr", "syscon";
53 reg = <0x1fc0000 0x30000>;
54 clocks = <&rpmhcc RPMH_CXO_CLK>;
55 #clock-cells = <1>;
56 #reset-cells = <1>;
57 };
58
59...