blob: d702046f914944133cf0a4bfe37094749ba645c8 [file] [log] [blame]
wdenkabda5ca2003-05-31 18:35:21 +00001/*
2 * (C) Copyright 2002, 2003
3 * Daniel Engström, Omicron Ceti AB, daniel@omicron.se
wdenk57b2d802003-06-27 21:31:46 +00004 *
wdenkabda5ca2003-05-31 18:35:21 +00005 * (C) Copyright 2002
6 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
7 * Alex Zuepke <azu@sysgo.de>
8 *
9 * See file CREDITS for list of people who contributed to this
10 * project.
11 *
12 * This program is free software; you can redistribute it and/or
13 * modify it under the terms of the GNU General Public License as
14 * published by the Free Software Foundation; either version 2 of
15 * the License, or (at your option) any later version.
16 *
17 * This program is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; if not, write to the Free Software
24 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
25 * MA 02111-1307 USA
26 */
27
28#include <common.h>
29#include <asm/io.h>
30#include <pci.h>
31#include <asm/ic/sc520.h>
32
33#define PROBE_BUFFER_SIZE 1024
34static unsigned char buffer[PROBE_BUFFER_SIZE];
35
wdenkabda5ca2003-05-31 18:35:21 +000036#define SC520_MAX_FLASH_BANKS 1
37#define SC520_FLASH_BANK0_BASE 0x38000000 /* BOOTCS */
38#define SC520_FLASH_BANKSIZE 0x8000000
39
40#define A29LV641DH_SIZE 0x800000
41#define A29LV641DH_SECTORS 128
42
43#define A29LV641MH_SIZE 0x800000
44#define A29LV641MH_SECTORS 128
45
46#define I28F320J3A_SIZE 0x400000
47#define I28F320J3A_SECTORS 32
48
49#define I28F640J3A_SIZE 0x800000
50#define I28F640J3A_SECTORS 64
51
52#define I28F128J3A_SIZE 0x1000000
53#define I28F128J3A_SECTORS 128
54
55flash_info_t flash_info[SC520_MAX_FLASH_BANKS];
56
57#define READY 1
58#define ERR 2
59#define TMO 4
60
61/*-----------------------------------------------------------------------
62 */
63
wdenkabda5ca2003-05-31 18:35:21 +000064static u32 _probe_flash(u32 addr, u32 bw, int il)
65{
66 u32 result=0;
wdenk57b2d802003-06-27 21:31:46 +000067
wdenkabda5ca2003-05-31 18:35:21 +000068 /* First do an unlock cycle for the benefit of
69 * devices that need it */
wdenk57b2d802003-06-27 21:31:46 +000070
wdenkabda5ca2003-05-31 18:35:21 +000071 switch (bw) {
wdenk57b2d802003-06-27 21:31:46 +000072
wdenkabda5ca2003-05-31 18:35:21 +000073 case 1:
74 *(volatile u8*)(addr+0x5555) = 0xaa;
75 *(volatile u8*)(addr+0x2aaa) = 0x55;
76 *(volatile u8*)(addr+0x5555) = 0x90;
wdenk57b2d802003-06-27 21:31:46 +000077
wdenkabda5ca2003-05-31 18:35:21 +000078 /* Read vendor */
79 result = *(volatile u8*)addr;
80 result <<= 16;
wdenk57b2d802003-06-27 21:31:46 +000081
wdenkabda5ca2003-05-31 18:35:21 +000082 /* Read device */
83 result |= *(volatile u8*)(addr+2);
wdenk57b2d802003-06-27 21:31:46 +000084
wdenkabda5ca2003-05-31 18:35:21 +000085 /* Return device to data mode */
86 *(volatile u8*)addr = 0xff;
wdenk57b2d802003-06-27 21:31:46 +000087 *(volatile u8*)(addr+0x5555), 0xf0;
wdenkabda5ca2003-05-31 18:35:21 +000088 break;
wdenk57b2d802003-06-27 21:31:46 +000089
wdenkabda5ca2003-05-31 18:35:21 +000090 case 2:
91 *(volatile u16*)(addr+0xaaaa) = 0xaaaa;
92 *(volatile u16*)(addr+0x5554) = 0x5555;
wdenk57b2d802003-06-27 21:31:46 +000093
wdenkabda5ca2003-05-31 18:35:21 +000094 /* Issue identification command */
95 if (il == 2) {
96 *(volatile u16*)(addr+0xaaaa) = 0x9090;
wdenk57b2d802003-06-27 21:31:46 +000097
wdenkabda5ca2003-05-31 18:35:21 +000098 /* Read vendor */
99 result = *(volatile u8*)addr;
100 result <<= 16;
wdenk57b2d802003-06-27 21:31:46 +0000101
wdenkabda5ca2003-05-31 18:35:21 +0000102 /* Read device */
103 result |= *(volatile u8*)(addr+2);
wdenk57b2d802003-06-27 21:31:46 +0000104
wdenkabda5ca2003-05-31 18:35:21 +0000105 /* Return device to data mode */
106 *(volatile u16*)addr = 0xffff;
wdenk57b2d802003-06-27 21:31:46 +0000107 *(volatile u16*)(addr+0xaaaa), 0xf0f0;
108
wdenkabda5ca2003-05-31 18:35:21 +0000109 } else {
110 *(volatile u8*)(addr+0xaaaa) = 0x90;
111 /* Read vendor */
112 result = *(volatile u16*)addr;
113 result <<= 16;
wdenk57b2d802003-06-27 21:31:46 +0000114
wdenkabda5ca2003-05-31 18:35:21 +0000115 /* Read device */
116 result |= *(volatile u16*)(addr+2);
wdenk57b2d802003-06-27 21:31:46 +0000117
wdenkabda5ca2003-05-31 18:35:21 +0000118 /* Return device to data mode */
119 *(volatile u8*)addr = 0xff;
wdenk57b2d802003-06-27 21:31:46 +0000120 *(volatile u8*)(addr+0xaaaa), 0xf0;
wdenkabda5ca2003-05-31 18:35:21 +0000121 }
wdenk57b2d802003-06-27 21:31:46 +0000122
wdenkabda5ca2003-05-31 18:35:21 +0000123 break;
wdenk57b2d802003-06-27 21:31:46 +0000124
wdenkabda5ca2003-05-31 18:35:21 +0000125 case 4:
126 *(volatile u32*)(addr+0x5554) = 0xaaaaaaaa;
127 *(volatile u32*)(addr+0xaaa8) = 0x55555555;
wdenk57b2d802003-06-27 21:31:46 +0000128
wdenkabda5ca2003-05-31 18:35:21 +0000129 switch (il) {
130 case 1:
131 /* Issue identification command */
132 *(volatile u8*)(addr+0x5554) = 0x90;
wdenk57b2d802003-06-27 21:31:46 +0000133
wdenkabda5ca2003-05-31 18:35:21 +0000134 /* Read vendor */
135 result = *(volatile u16*)addr;
136 result <<= 16;
wdenk57b2d802003-06-27 21:31:46 +0000137
wdenkabda5ca2003-05-31 18:35:21 +0000138 /* Read device */
139 result |= *(volatile u16*)(addr+4);
wdenk57b2d802003-06-27 21:31:46 +0000140
wdenkabda5ca2003-05-31 18:35:21 +0000141 /* Return device to data mode */
142 *(volatile u8*)addr = 0xff;
wdenk57b2d802003-06-27 21:31:46 +0000143 *(volatile u8*)(addr+0x5554), 0xf0;
wdenkabda5ca2003-05-31 18:35:21 +0000144 break;
wdenk57b2d802003-06-27 21:31:46 +0000145
wdenkabda5ca2003-05-31 18:35:21 +0000146 case 2:
147 /* Issue identification command */
148 *(volatile u32*)(addr + 0x5554) = 0x00900090;
wdenk57b2d802003-06-27 21:31:46 +0000149
wdenkabda5ca2003-05-31 18:35:21 +0000150 /* Read vendor */
151 result = *(volatile u16*)addr;
152 result <<= 16;
wdenk57b2d802003-06-27 21:31:46 +0000153
wdenkabda5ca2003-05-31 18:35:21 +0000154 /* Read device */
155 result |= *(volatile u16*)(addr+4);
wdenk57b2d802003-06-27 21:31:46 +0000156
wdenkabda5ca2003-05-31 18:35:21 +0000157 /* Return device to data mode */
158 *(volatile u32*)addr = 0x00ff00ff;
wdenk57b2d802003-06-27 21:31:46 +0000159 *(volatile u32*)(addr+0x5554), 0x00f000f0;
wdenkabda5ca2003-05-31 18:35:21 +0000160 break;
wdenk57b2d802003-06-27 21:31:46 +0000161
wdenkabda5ca2003-05-31 18:35:21 +0000162 case 4:
163 /* Issue identification command */
164 *(volatile u32*)(addr+0x5554) = 0x90909090;
wdenk57b2d802003-06-27 21:31:46 +0000165
wdenkabda5ca2003-05-31 18:35:21 +0000166 /* Read vendor */
167 result = *(volatile u8*)addr;
168 result <<= 16;
wdenk57b2d802003-06-27 21:31:46 +0000169
wdenkabda5ca2003-05-31 18:35:21 +0000170 /* Read device */
171 result |= *(volatile u8*)(addr+4);
wdenk57b2d802003-06-27 21:31:46 +0000172
wdenkabda5ca2003-05-31 18:35:21 +0000173 /* Return device to data mode */
174 *(volatile u32*)addr = 0xffffffff;
wdenk57b2d802003-06-27 21:31:46 +0000175 *(volatile u32*)(addr+0x5554), 0xf0f0f0f0;
wdenkabda5ca2003-05-31 18:35:21 +0000176 break;
177 }
178 break;
179 }
wdenk57b2d802003-06-27 21:31:46 +0000180
wdenkabda5ca2003-05-31 18:35:21 +0000181 return result;
182}
183
184extern int _probe_flash_end;
185asm ("_probe_flash_end:\n"
186 ".long 0\n");
187
188static int identify_flash(unsigned address, int width)
189{
wdenk57b2d802003-06-27 21:31:46 +0000190 int is;
wdenkabda5ca2003-05-31 18:35:21 +0000191 int device;
wdenk57b2d802003-06-27 21:31:46 +0000192 int vendor;
wdenkabda5ca2003-05-31 18:35:21 +0000193 int size;
194 unsigned res;
wdenk57b2d802003-06-27 21:31:46 +0000195
wdenkabda5ca2003-05-31 18:35:21 +0000196 u32 (*_probe_flash_ptr)(u32 a, u32 bw, int il);
wdenk57b2d802003-06-27 21:31:46 +0000197
198 size = (unsigned)&_probe_flash_end - (unsigned)_probe_flash;
199
wdenkabda5ca2003-05-31 18:35:21 +0000200 if (size > PROBE_BUFFER_SIZE) {
201 printf("_probe_flash() routine too large (%d) %p - %p\n",
202 size, &_probe_flash_end, _probe_flash);
203 return 0;
204 }
wdenk57b2d802003-06-27 21:31:46 +0000205
wdenkabda5ca2003-05-31 18:35:21 +0000206 memcpy(buffer, _probe_flash, size);
207 _probe_flash_ptr = (void*)buffer;
wdenk57b2d802003-06-27 21:31:46 +0000208
wdenkabda5ca2003-05-31 18:35:21 +0000209 is = disable_interrupts();
210 res = _probe_flash_ptr(address, width, 1);
211 if (is) {
212 enable_interrupts();
213 }
wdenk57b2d802003-06-27 21:31:46 +0000214
wdenk57b2d802003-06-27 21:31:46 +0000215 vendor = res >> 16;
wdenkabda5ca2003-05-31 18:35:21 +0000216 device = res & 0xffff;
wdenk57b2d802003-06-27 21:31:46 +0000217
wdenkabda5ca2003-05-31 18:35:21 +0000218 return res;
219}
220
221ulong flash_init(void)
222{
223 int i, j;
224 ulong size = 0;
wdenk57b2d802003-06-27 21:31:46 +0000225
wdenkabda5ca2003-05-31 18:35:21 +0000226 for (i = 0; i < SC520_MAX_FLASH_BANKS; i++) {
227 unsigned id;
228 ulong flashbase = 0;
wdenk57b2d802003-06-27 21:31:46 +0000229 int sectsize = 0;
230
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200231 memset(flash_info[i].protect, 0, CONFIG_SYS_MAX_FLASH_SECT);
wdenkabda5ca2003-05-31 18:35:21 +0000232 switch (i) {
233 case 0:
234 flashbase = SC520_FLASH_BANK0_BASE;
235 break;
236 default:
wdenk5958f4a2003-09-18 09:21:33 +0000237 panic("configured too many flash banks!\n");
wdenkabda5ca2003-05-31 18:35:21 +0000238 }
wdenk57b2d802003-06-27 21:31:46 +0000239
wdenkabda5ca2003-05-31 18:35:21 +0000240 id = identify_flash(flashbase, 2);
241 switch (id) {
242 case 0x000122d7:
243 /* 29LV641DH */
244 flash_info[i].flash_id =
245 (AMD_MANUFACT & FLASH_VENDMASK) |
246 (AMD_ID_LV640U & FLASH_TYPEMASK);
wdenk57b2d802003-06-27 21:31:46 +0000247
wdenkabda5ca2003-05-31 18:35:21 +0000248 flash_info[i].size = A29LV641DH_SIZE;
249 flash_info[i].sector_count = A29LV641DH_SECTORS;
250 sectsize = A29LV641DH_SIZE/A29LV641DH_SECTORS;
251 printf("Bank %d: AMD 29LV641DH\n", i);
252 break;
wdenk57b2d802003-06-27 21:31:46 +0000253
wdenkabda5ca2003-05-31 18:35:21 +0000254 case 0x0001227E:
255 /* 29LV641MH */
256 flash_info[i].flash_id =
257 (AMD_MANUFACT & FLASH_VENDMASK) |
258 (AMD_ID_DL640 & FLASH_TYPEMASK);
wdenk57b2d802003-06-27 21:31:46 +0000259
wdenkabda5ca2003-05-31 18:35:21 +0000260 flash_info[i].size = A29LV641MH_SIZE;
261 flash_info[i].sector_count = A29LV641MH_SECTORS;
262 sectsize = A29LV641MH_SIZE/A29LV641MH_SECTORS;
263 printf("Bank %d: AMD 29LV641MH\n", i);
264 break;
wdenk57b2d802003-06-27 21:31:46 +0000265
wdenkabda5ca2003-05-31 18:35:21 +0000266 case 0x00890016:
267 /* 28F320J3A */
268 flash_info[i].flash_id =
269 (INTEL_MANUFACT & FLASH_VENDMASK) |
270 (INTEL_ID_28F320J3A & FLASH_TYPEMASK);
wdenk57b2d802003-06-27 21:31:46 +0000271
wdenkabda5ca2003-05-31 18:35:21 +0000272 flash_info[i].size = I28F320J3A_SIZE;
273 flash_info[i].sector_count = I28F320J3A_SECTORS;
274 sectsize = I28F320J3A_SIZE/I28F320J3A_SECTORS;
275 printf("Bank %d: Intel 28F320J3A\n", i);
276 break;
wdenk57b2d802003-06-27 21:31:46 +0000277
wdenkabda5ca2003-05-31 18:35:21 +0000278 case 0x00890017:
279 /* 28F640J3A */
280 flash_info[i].flash_id =
281 (INTEL_MANUFACT & FLASH_VENDMASK) |
282 (INTEL_ID_28F640J3A & FLASH_TYPEMASK);
wdenk57b2d802003-06-27 21:31:46 +0000283
wdenkabda5ca2003-05-31 18:35:21 +0000284 flash_info[i].size = I28F640J3A_SIZE;
285 flash_info[i].sector_count = I28F640J3A_SECTORS;
286 sectsize = I28F640J3A_SIZE/I28F640J3A_SECTORS;
287 printf("Bank %d: Intel 28F640J3A\n", i);
288 break;
wdenk57b2d802003-06-27 21:31:46 +0000289
wdenkabda5ca2003-05-31 18:35:21 +0000290 case 0x00890018:
291 /* 28F128J3A */
292 flash_info[i].flash_id =
293 (INTEL_MANUFACT & FLASH_VENDMASK) |
294 (INTEL_ID_28F128J3A & FLASH_TYPEMASK);
wdenk57b2d802003-06-27 21:31:46 +0000295
wdenkabda5ca2003-05-31 18:35:21 +0000296 flash_info[i].size = I28F128J3A_SIZE;
297 flash_info[i].sector_count = I28F128J3A_SECTORS;
298 sectsize = I28F128J3A_SIZE/I28F128J3A_SECTORS;
299 printf("Bank %d: Intel 28F128J3A\n", i);
300 break;
wdenk57b2d802003-06-27 21:31:46 +0000301
wdenkabda5ca2003-05-31 18:35:21 +0000302 default:
303 printf("Bank %d have unknown flash %08x\n", i, id);
304 flash_info[i].flash_id = FLASH_UNKNOWN;
305 continue;
306 }
wdenk57b2d802003-06-27 21:31:46 +0000307
wdenkabda5ca2003-05-31 18:35:21 +0000308 for (j = 0; j < flash_info[i].sector_count; j++) {
309 flash_info[i].start[j] = flashbase + j * sectsize;
310 }
311 size += flash_info[i].size;
wdenk57b2d802003-06-27 21:31:46 +0000312
wdenkabda5ca2003-05-31 18:35:21 +0000313 flash_protect(FLAG_PROTECT_CLEAR,
314 flash_info[i].start[0],
315 flash_info[i].start[0] + flash_info[i].size - 1,
316 &flash_info[i]);
317 }
wdenk57b2d802003-06-27 21:31:46 +0000318
wdenkabda5ca2003-05-31 18:35:21 +0000319 /*
320 * Protect monitor and environment sectors
321 */
322 flash_protect(FLAG_PROTECT_SET,
323 i386boot_start,
324 i386boot_end,
325 &flash_info[0]);
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200326#ifdef CONFIG_ENV_ADDR
wdenkabda5ca2003-05-31 18:35:21 +0000327 flash_protect(FLAG_PROTECT_SET,
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200328 CONFIG_ENV_ADDR,
329 CONFIG_ENV_ADDR + CONFIG_ENV_SIZE - 1,
wdenkabda5ca2003-05-31 18:35:21 +0000330 &flash_info[0]);
wdenk57b2d802003-06-27 21:31:46 +0000331#endif
wdenkabda5ca2003-05-31 18:35:21 +0000332 return size;
333}
334
335/*-----------------------------------------------------------------------
336 */
337void flash_print_info(flash_info_t *info)
338{
339 int i;
wdenk57b2d802003-06-27 21:31:46 +0000340
wdenkabda5ca2003-05-31 18:35:21 +0000341 switch (info->flash_id & FLASH_VENDMASK) {
342 case (INTEL_MANUFACT & FLASH_VENDMASK):
343 printf("INTEL: ");
344 switch (info->flash_id & FLASH_TYPEMASK) {
345 case (INTEL_ID_28F320J3A & FLASH_TYPEMASK):
346 printf("1x I28F320J3A (32Mbit)\n");
347 break;
348 case (INTEL_ID_28F640J3A & FLASH_TYPEMASK):
349 printf("1x I28F640J3A (64Mbit)\n");
350 break;
351 case (INTEL_ID_28F128J3A & FLASH_TYPEMASK):
352 printf("1x I28F128J3A (128Mbit)\n");
353 break;
354 default:
355 printf("Unknown Chip Type\n");
356 goto done;
357 break;
358 }
wdenk57b2d802003-06-27 21:31:46 +0000359
wdenkabda5ca2003-05-31 18:35:21 +0000360 break;
wdenk57b2d802003-06-27 21:31:46 +0000361
wdenkabda5ca2003-05-31 18:35:21 +0000362 case (AMD_MANUFACT & FLASH_VENDMASK):
363 printf("AMD: ");
364 switch (info->flash_id & FLASH_TYPEMASK) {
365 case (AMD_ID_LV640U & FLASH_TYPEMASK):
366 printf("1x AMD29LV641DH (64Mbit)\n");
367 break;
368 case (AMD_ID_DL640 & FLASH_TYPEMASK):
369 printf("1x AMD29LV641MH (64Mbit)\n");
370 break;
371 default:
372 printf("Unknown Chip Type\n");
373 goto done;
374 break;
375 }
wdenk57b2d802003-06-27 21:31:46 +0000376
wdenkabda5ca2003-05-31 18:35:21 +0000377 break;
378 default:
379 printf("Unknown Vendor ");
380 break;
381 }
wdenk57b2d802003-06-27 21:31:46 +0000382
wdenkabda5ca2003-05-31 18:35:21 +0000383 printf(" Size: %ld MB in %d Sectors\n",
384 info->size >> 20, info->sector_count);
wdenk57b2d802003-06-27 21:31:46 +0000385
wdenkabda5ca2003-05-31 18:35:21 +0000386 printf(" Sector Start Addresses:");
387 for (i = 0; i < info->sector_count; i++) {
388 if ((i % 5) == 0) {
389 printf ("\n ");
390 }
391 printf (" %08lX%s", info->start[i],
392 info->protect[i] ? " (RO)" : " ");
393 }
394 printf ("\n");
wdenk57b2d802003-06-27 21:31:46 +0000395
Jean-Christophe PLAGNIOL-VILLARD00df27b2008-05-18 19:09:56 +0200396done:
397 return;
wdenkabda5ca2003-05-31 18:35:21 +0000398}
399
400/*-----------------------------------------------------------------------
401 */
402
wdenkabda5ca2003-05-31 18:35:21 +0000403static u32 _amd_erase_flash(u32 addr, u32 sector)
404{
405 unsigned elapsed;
wdenk57b2d802003-06-27 21:31:46 +0000406
wdenkabda5ca2003-05-31 18:35:21 +0000407 /* Issue erase */
408 *(volatile u16*)(addr + 0xaaaa) = 0x00AA;
409 *(volatile u16*)(addr + 0x5554) = 0x0055;
410 *(volatile u16*)(addr + 0xaaaa) = 0x0080;
411 /* And one unlock */
412 *(volatile u16*)(addr + 0xaaaa) = 0x00AA;
413 *(volatile u16*)(addr + 0x5554) = 0x0055;
414 /* Sector erase command comes last */
415 *(volatile u16*)(addr + sector) = 0x0030;
wdenk57b2d802003-06-27 21:31:46 +0000416
wdenkabda5ca2003-05-31 18:35:21 +0000417 elapsed = *(volatile u16*)(0xfffef000+SC520_SWTMRMILLI); /* dummy read */
418 elapsed = 0;
419 while (((*(volatile u16*)(addr + sector)) & 0x0080) != 0x0080) {
wdenk57b2d802003-06-27 21:31:46 +0000420
wdenkabda5ca2003-05-31 18:35:21 +0000421 elapsed += *(volatile u16*)(0xfffef000+SC520_SWTMRMILLI);
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200422 if (elapsed > ((CONFIG_SYS_FLASH_ERASE_TOUT/CONFIG_SYS_HZ) * 1000)) {
wdenkabda5ca2003-05-31 18:35:21 +0000423 *(volatile u16*)(addr) = 0x00f0;
wdenk57b2d802003-06-27 21:31:46 +0000424 return 1;
wdenkabda5ca2003-05-31 18:35:21 +0000425 }
426 }
wdenk57b2d802003-06-27 21:31:46 +0000427
wdenkabda5ca2003-05-31 18:35:21 +0000428 *(volatile u16*)(addr) = 0x00f0;
wdenk57b2d802003-06-27 21:31:46 +0000429
wdenkabda5ca2003-05-31 18:35:21 +0000430 return 0;
431}
432
433extern int _amd_erase_flash_end;
434asm ("_amd_erase_flash_end:\n"
435 ".long 0\n");
436
437/* this needs to be inlined, the SWTMRMMILLI register is reset by each read */
438#define __udelay(delay) \
439{ \
440 unsigned micro; \
441 unsigned milli=0; \
442 \
443 micro = *(volatile u16*)(0xfffef000+SC520_SWTMRMILLI); \
wdenk57b2d802003-06-27 21:31:46 +0000444 \
wdenkabda5ca2003-05-31 18:35:21 +0000445 for (;;) { \
446 \
447 milli += *(volatile u16*)(0xfffef000+SC520_SWTMRMILLI); \
448 micro = *(volatile u16*)(0xfffef000+SC520_SWTMRMICRO); \
449 \
450 if ((delay) <= (micro + (milli * 1000))) { \
451 break; \
452 } \
453 } \
wdenk57b2d802003-06-27 21:31:46 +0000454} while (0)
wdenkabda5ca2003-05-31 18:35:21 +0000455
456static u32 _intel_erase_flash(u32 addr, u32 sector)
wdenk57b2d802003-06-27 21:31:46 +0000457{
wdenkabda5ca2003-05-31 18:35:21 +0000458 unsigned elapsed;
wdenk57b2d802003-06-27 21:31:46 +0000459
wdenkabda5ca2003-05-31 18:35:21 +0000460 *(volatile u16*)(addr + sector) = 0x0050; /* clear status register */
461 *(volatile u16*)(addr + sector) = 0x0020; /* erase setup */
462 *(volatile u16*)(addr + sector) = 0x00D0; /* erase confirm */
463
wdenkabda5ca2003-05-31 18:35:21 +0000464 /* Wait at least 80us - let's wait 1 ms */
465 __udelay(1000);
wdenk57b2d802003-06-27 21:31:46 +0000466
wdenkabda5ca2003-05-31 18:35:21 +0000467 elapsed = 0;
468 while (((*(volatile u16*)(addr + sector)) & 0x0080) != 0x0080) {
469 elapsed += *(volatile u16*)(0xfffef000+SC520_SWTMRMILLI);
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200470 if (elapsed > ((CONFIG_SYS_FLASH_ERASE_TOUT/CONFIG_SYS_HZ) * 1000)) {
wdenkabda5ca2003-05-31 18:35:21 +0000471 *(volatile u16*)(addr + sector) = 0x00B0; /* suspend erase */
472 *(volatile u16*)(addr + sector) = 0x00FF; /* reset to read mode */
wdenk57b2d802003-06-27 21:31:46 +0000473 return 1;
wdenkabda5ca2003-05-31 18:35:21 +0000474 }
475 }
wdenk57b2d802003-06-27 21:31:46 +0000476
wdenkabda5ca2003-05-31 18:35:21 +0000477 *(volatile u16*)(addr + sector) = 0x00FF; /* reset to read mode */
wdenk57b2d802003-06-27 21:31:46 +0000478
wdenkabda5ca2003-05-31 18:35:21 +0000479 return 0;
480}
481
wdenkabda5ca2003-05-31 18:35:21 +0000482extern int _intel_erase_flash_end;
483asm ("_intel_erase_flash_end:\n"
484 ".long 0\n");
485
486int flash_erase(flash_info_t *info, int s_first, int s_last)
487{
488 u32 (*_erase_flash_ptr)(u32 a, u32 so);
489 int prot;
490 int sect;
491 unsigned size;
wdenk57b2d802003-06-27 21:31:46 +0000492
wdenkabda5ca2003-05-31 18:35:21 +0000493 if ((s_first < 0) || (s_first > s_last)) {
494 if (info->flash_id == FLASH_UNKNOWN) {
495 printf("- missing\n");
496 } else {
497 printf("- no sectors to erase\n");
498 }
499 return 1;
500 }
wdenk57b2d802003-06-27 21:31:46 +0000501
wdenkabda5ca2003-05-31 18:35:21 +0000502 if ((info->flash_id & FLASH_VENDMASK) == (AMD_MANUFACT & FLASH_VENDMASK)) {
wdenk57b2d802003-06-27 21:31:46 +0000503 size = (unsigned)&_amd_erase_flash_end - (unsigned)_amd_erase_flash;
504
wdenkabda5ca2003-05-31 18:35:21 +0000505 if (size > PROBE_BUFFER_SIZE) {
506 printf("_amd_erase_flash() routine too large (%d) %p - %p\n",
507 size, &_amd_erase_flash_end, _amd_erase_flash);
508 return 0;
509 }
wdenk57b2d802003-06-27 21:31:46 +0000510
wdenkabda5ca2003-05-31 18:35:21 +0000511 memcpy(buffer, _amd_erase_flash, size);
512 _erase_flash_ptr = (void*)buffer;
wdenk57b2d802003-06-27 21:31:46 +0000513
wdenkabda5ca2003-05-31 18:35:21 +0000514 } else if ((info->flash_id & FLASH_VENDMASK) == (INTEL_MANUFACT & FLASH_VENDMASK)) {
wdenk57b2d802003-06-27 21:31:46 +0000515 size = (unsigned)&_intel_erase_flash_end - (unsigned)_intel_erase_flash;
516
wdenkabda5ca2003-05-31 18:35:21 +0000517 if (size > PROBE_BUFFER_SIZE) {
518 printf("_intel_erase_flash() routine too large (%d) %p - %p\n",
519 size, &_intel_erase_flash_end, _intel_erase_flash);
520 return 0;
521 }
wdenk57b2d802003-06-27 21:31:46 +0000522
wdenkabda5ca2003-05-31 18:35:21 +0000523 memcpy(buffer, _intel_erase_flash, size);
524 _erase_flash_ptr = (void*)buffer;
525 } else {
526 printf ("Can't erase unknown flash type - aborted\n");
527 return 1;
528 }
wdenk57b2d802003-06-27 21:31:46 +0000529
wdenkabda5ca2003-05-31 18:35:21 +0000530 prot = 0;
531 for (sect=s_first; sect<=s_last; ++sect) {
532 if (info->protect[sect]) {
533 prot++;
534 }
535 }
wdenk57b2d802003-06-27 21:31:46 +0000536
wdenkabda5ca2003-05-31 18:35:21 +0000537 if (prot) {
538 printf ("- Warning: %d protected sectors will not be erased!\n", prot);
539 } else {
540 printf ("\n");
541 }
wdenk57b2d802003-06-27 21:31:46 +0000542
wdenkabda5ca2003-05-31 18:35:21 +0000543 /* Start erase on unprotected sectors */
544 for (sect = s_first; sect<=s_last; sect++) {
wdenk57b2d802003-06-27 21:31:46 +0000545
wdenkabda5ca2003-05-31 18:35:21 +0000546 if (info->protect[sect] == 0) { /* not protected */
547 int res;
548 int flag;
wdenk57b2d802003-06-27 21:31:46 +0000549
wdenkabda5ca2003-05-31 18:35:21 +0000550 /* Disable interrupts which might cause a timeout here */
551 flag = disable_interrupts();
wdenk57b2d802003-06-27 21:31:46 +0000552
wdenkabda5ca2003-05-31 18:35:21 +0000553 res = _erase_flash_ptr(info->start[0], info->start[sect]-info->start[0]);
wdenk57b2d802003-06-27 21:31:46 +0000554
wdenkabda5ca2003-05-31 18:35:21 +0000555 /* re-enable interrupts if necessary */
556 if (flag) {
557 enable_interrupts();
558 }
wdenk57b2d802003-06-27 21:31:46 +0000559
wdenkabda5ca2003-05-31 18:35:21 +0000560 if (res) {
561 printf("Erase timed out, sector %d\n", sect);
562 return res;
563 }
wdenk57b2d802003-06-27 21:31:46 +0000564
565 putc('.');
566 }
wdenkabda5ca2003-05-31 18:35:21 +0000567 }
568
wdenkabda5ca2003-05-31 18:35:21 +0000569 return 0;
570}
571
572/*-----------------------------------------------------------------------
573 * Write a word to Flash, returns:
574 * 0 - OK
575 * 1 - write timeout
576 * 2 - Flash not erased
577 */
Jean-Christophe PLAGNIOL-VILLARD00df27b2008-05-18 19:09:56 +0200578static int _amd_write_word(unsigned start, unsigned dest, u16 data)
wdenkabda5ca2003-05-31 18:35:21 +0000579{
Jean-Christophe PLAGNIOL-VILLARD00df27b2008-05-18 19:09:56 +0200580 volatile u16 *addr2 = (volatile u16*)start;
581 volatile u16 *dest2 = (volatile u16*)dest;
582 volatile u16 *data2 = (volatile u16*)&data;
wdenkabda5ca2003-05-31 18:35:21 +0000583 int i;
584 unsigned elapsed;
wdenk57b2d802003-06-27 21:31:46 +0000585
wdenkabda5ca2003-05-31 18:35:21 +0000586 /* Check if Flash is (sufficiently) erased */
587 if ((*((volatile u16*)dest) & (u16)data) != (u16)data) {
588 return 2;
589 }
wdenk57b2d802003-06-27 21:31:46 +0000590
wdenkabda5ca2003-05-31 18:35:21 +0000591 for (i = 0; i < 2; i++) {
wdenk57b2d802003-06-27 21:31:46 +0000592
wdenkabda5ca2003-05-31 18:35:21 +0000593 addr2[0x5555] = 0x00AA;
594 addr2[0x2aaa] = 0x0055;
595 addr2[0x5555] = 0x00A0;
wdenk57b2d802003-06-27 21:31:46 +0000596
wdenkabda5ca2003-05-31 18:35:21 +0000597 dest2[i] = (data >> (i*16)) & 0xffff;
wdenk57b2d802003-06-27 21:31:46 +0000598
wdenkabda5ca2003-05-31 18:35:21 +0000599 elapsed = *(volatile u16*)(0xfffef000+SC520_SWTMRMILLI); /* dummy read */
600 elapsed = 0;
wdenk57b2d802003-06-27 21:31:46 +0000601
wdenkabda5ca2003-05-31 18:35:21 +0000602 /* data polling for D7 */
603 while ((dest2[i] & 0x0080) != (data2[i] & 0x0080)) {
604 elapsed += *(volatile u16*)(0xfffef000+SC520_SWTMRMILLI);
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200605 if (elapsed > ((CONFIG_SYS_FLASH_WRITE_TOUT/CONFIG_SYS_HZ) * 1000)) {
wdenkabda5ca2003-05-31 18:35:21 +0000606 addr2[i] = 0x00f0;
wdenk57b2d802003-06-27 21:31:46 +0000607 return 1;
wdenkabda5ca2003-05-31 18:35:21 +0000608 }
609 }
610 }
wdenk57b2d802003-06-27 21:31:46 +0000611
wdenkabda5ca2003-05-31 18:35:21 +0000612 addr2[i] = 0x00f0;
wdenk57b2d802003-06-27 21:31:46 +0000613
wdenkabda5ca2003-05-31 18:35:21 +0000614 return 0;
615}
616
617extern int _amd_write_word_end;
618asm ("_amd_write_word_end:\n"
619 ".long 0\n");
620
wdenkabda5ca2003-05-31 18:35:21 +0000621static int _intel_write_word(unsigned start, unsigned dest, unsigned data)
622{
623 int i;
624 unsigned elapsed;
wdenk57b2d802003-06-27 21:31:46 +0000625
wdenkabda5ca2003-05-31 18:35:21 +0000626 /* Check if Flash is (sufficiently) erased */
627 if ((*((volatile u16*)dest) & (u16)data) != (u16)data) {
628 return 2;
629 }
wdenk57b2d802003-06-27 21:31:46 +0000630
wdenkabda5ca2003-05-31 18:35:21 +0000631 for (i = 0; i < 2; i++) {
wdenk57b2d802003-06-27 21:31:46 +0000632
633 *(volatile u16*)(dest+2*i) = 0x0040; /* write setup */
wdenkabda5ca2003-05-31 18:35:21 +0000634 *(volatile u16*)(dest+2*i) = (data >> (i*16)) & 0xffff;
wdenk57b2d802003-06-27 21:31:46 +0000635
wdenkabda5ca2003-05-31 18:35:21 +0000636 elapsed = *(volatile u16*)(0xfffef000+SC520_SWTMRMILLI); /* dummy read */
637 elapsed = 0;
wdenk57b2d802003-06-27 21:31:46 +0000638
wdenkabda5ca2003-05-31 18:35:21 +0000639 /* data polling for D7 */
640 while ((*(volatile u16*)dest & 0x0080) != 0x0080) {
641 elapsed += *(volatile u16*)(0xfffef000+SC520_SWTMRMILLI);
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200642 if (elapsed > ((CONFIG_SYS_FLASH_WRITE_TOUT/CONFIG_SYS_HZ) * 1000)) {
wdenkabda5ca2003-05-31 18:35:21 +0000643 *(volatile u16*)dest = 0x00ff;
wdenk57b2d802003-06-27 21:31:46 +0000644 return 1;
wdenkabda5ca2003-05-31 18:35:21 +0000645 }
646 }
647 }
wdenk57b2d802003-06-27 21:31:46 +0000648
wdenkabda5ca2003-05-31 18:35:21 +0000649 *(volatile u16*)dest = 0x00ff;
wdenk57b2d802003-06-27 21:31:46 +0000650
651
wdenkabda5ca2003-05-31 18:35:21 +0000652 return 0;
wdenkabda5ca2003-05-31 18:35:21 +0000653}
654
655extern int _intel_write_word_end;
656asm ("_intel_write_word_end:\n"
657 ".long 0\n");
658
wdenkabda5ca2003-05-31 18:35:21 +0000659/*-----------------------------------------------------------------------
660 * Copy memory to flash, returns:
661 * 0 - OK
662 * 1 - write timeout
663 * 2 - Flash not erased
664 * 3 - Unsupported flash type
665 */
666
667int write_buff(flash_info_t *info, uchar *src, ulong addr, ulong cnt)
668{
669 ulong cp, wp, data;
670 int i, l, rc;
671 int flag;
672 u32 (*_write_word_ptr)(unsigned start, unsigned dest, unsigned data);
673 unsigned size;
wdenk57b2d802003-06-27 21:31:46 +0000674
wdenkabda5ca2003-05-31 18:35:21 +0000675 if ((info->flash_id & FLASH_VENDMASK) == (AMD_MANUFACT & FLASH_VENDMASK)) {
wdenk57b2d802003-06-27 21:31:46 +0000676 size = (unsigned)&_amd_write_word_end - (unsigned)_amd_write_word;
677
wdenkabda5ca2003-05-31 18:35:21 +0000678 if (size > PROBE_BUFFER_SIZE) {
679 printf("_amd_write_word() routine too large (%d) %p - %p\n",
680 size, &_amd_write_word_end, _amd_write_word);
681 return 0;
682 }
wdenk57b2d802003-06-27 21:31:46 +0000683
wdenkabda5ca2003-05-31 18:35:21 +0000684 memcpy(buffer, _amd_write_word, size);
685 _write_word_ptr = (void*)buffer;
wdenk57b2d802003-06-27 21:31:46 +0000686
wdenkabda5ca2003-05-31 18:35:21 +0000687 } else if ((info->flash_id & FLASH_VENDMASK) == (INTEL_MANUFACT & FLASH_VENDMASK)) {
wdenk57b2d802003-06-27 21:31:46 +0000688 size = (unsigned)&_intel_write_word_end - (unsigned)_intel_write_word;
689
wdenkabda5ca2003-05-31 18:35:21 +0000690 if (size > PROBE_BUFFER_SIZE) {
691 printf("_intel_write_word() routine too large (%d) %p - %p\n",
692 size, &_intel_write_word_end, _intel_write_word);
693 return 0;
694 }
wdenk57b2d802003-06-27 21:31:46 +0000695
wdenkabda5ca2003-05-31 18:35:21 +0000696 memcpy(buffer, _intel_write_word, size);
697 _write_word_ptr = (void*)buffer;
698 } else {
699 printf ("Can't program unknown flash type - aborted\n");
700 return 3;
701 }
702
wdenkabda5ca2003-05-31 18:35:21 +0000703 wp = (addr & ~3); /* get lower word aligned address */
wdenk57b2d802003-06-27 21:31:46 +0000704
wdenkabda5ca2003-05-31 18:35:21 +0000705 /*
706 * handle unaligned start bytes
707 */
708 if ((l = addr - wp) != 0) {
709 data = 0;
710 for (i=0, cp=wp; i<l; ++i, ++cp) {
711 data |= (*(uchar *)cp) << (8*i);
712 }
713 for (; i<4 && cnt>0; ++i) {
714 data |= *src++ << (8*i);
715 --cnt;
716 ++cp;
717 }
718 for (; cnt==0 && i<4; ++i, ++cp) {
719 data |= (*(uchar *)cp) << (8*i);
720 }
wdenk57b2d802003-06-27 21:31:46 +0000721
wdenkabda5ca2003-05-31 18:35:21 +0000722 /* Disable interrupts which might cause a timeout here */
723 flag = disable_interrupts();
wdenk57b2d802003-06-27 21:31:46 +0000724
wdenkabda5ca2003-05-31 18:35:21 +0000725 rc = _write_word_ptr(info->start[0], wp, data);
wdenk57b2d802003-06-27 21:31:46 +0000726
wdenkabda5ca2003-05-31 18:35:21 +0000727 /* re-enable interrupts if necessary */
728 if (flag) {
729 enable_interrupts();
730 }
731 if (rc != 0) {
732 return rc;
733 }
734 wp += 4;
735 }
wdenk57b2d802003-06-27 21:31:46 +0000736
wdenkabda5ca2003-05-31 18:35:21 +0000737 /*
738 * handle word aligned part
739 */
740 while (cnt >= 4) {
741 data = 0;
wdenk57b2d802003-06-27 21:31:46 +0000742
wdenkabda5ca2003-05-31 18:35:21 +0000743 for (i=0; i<4; ++i) {
744 data |= *src++ << (8*i);
745 }
wdenk57b2d802003-06-27 21:31:46 +0000746
wdenkabda5ca2003-05-31 18:35:21 +0000747 /* Disable interrupts which might cause a timeout here */
748 flag = disable_interrupts();
749
750 rc = _write_word_ptr(info->start[0], wp, data);
wdenk57b2d802003-06-27 21:31:46 +0000751
wdenkabda5ca2003-05-31 18:35:21 +0000752 /* re-enable interrupts if necessary */
753 if (flag) {
754 enable_interrupts();
755 }
756 if (rc != 0) {
757 return rc;
758 }
759 wp += 4;
760 cnt -= 4;
761 }
wdenk57b2d802003-06-27 21:31:46 +0000762
wdenkabda5ca2003-05-31 18:35:21 +0000763 if (cnt == 0) {
764 return 0;
765 }
wdenk57b2d802003-06-27 21:31:46 +0000766
wdenkabda5ca2003-05-31 18:35:21 +0000767 /*
768 * handle unaligned tail bytes
769 */
770 data = 0;
771 for (i=0, cp=wp; i<4 && cnt>0; ++i, ++cp) {
772 data |= *src++ << (8*i);
773 --cnt;
774 }
wdenk57b2d802003-06-27 21:31:46 +0000775
wdenkabda5ca2003-05-31 18:35:21 +0000776 for (; i<4; ++i, ++cp) {
777 data |= (*(uchar *)cp) << (8*i);
778 }
779
780 /* Disable interrupts which might cause a timeout here */
781 flag = disable_interrupts();
782
783 rc = _write_word_ptr(info->start[0], wp, data);
wdenk57b2d802003-06-27 21:31:46 +0000784
wdenkabda5ca2003-05-31 18:35:21 +0000785 /* re-enable interrupts if necessary */
786 if (flag) {
787 enable_interrupts();
788 }
wdenkabda5ca2003-05-31 18:35:21 +0000789
wdenk57b2d802003-06-27 21:31:46 +0000790 return rc;
wdenk57b2d802003-06-27 21:31:46 +0000791}