blob: dfe4980b85a0f33bb273c947e22a251b83d65342 [file] [log] [blame]
Dinh Nguyenad51f7c2012-10-04 06:46:02 +00001/*
Pavel Machek5e2d70a2014-09-08 14:08:45 +02002 * Copyright (C) 2014 Marek Vasut <marex@denx.de>
Dinh Nguyenad51f7c2012-10-04 06:46:02 +00003 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02004 * SPDX-License-Identifier: GPL-2.0+
Dinh Nguyenad51f7c2012-10-04 06:46:02 +00005 */
Pavel Machek5e2d70a2014-09-08 14:08:45 +02006#ifndef __CONFIG_SOCFPGA_CYCLONE5_H__
7#define __CONFIG_SOCFPGA_CYCLONE5_H__
Dinh Nguyenad51f7c2012-10-04 06:46:02 +00008
Dinh Nguyeneca8b5c2015-11-23 17:27:17 -06009#include <asm/arch/base_addr_ac5.h>
Dinh Nguyenad51f7c2012-10-04 06:46:02 +000010
Marek Vasutd4a4db12014-09-08 14:08:45 +020011/* U-Boot Commands */
Marek Vasutd4a4db12014-09-08 14:08:45 +020012#define CONFIG_FAT_WRITE
13#define CONFIG_HW_WATCHDOG
Marek Vasutbd279e32014-09-15 01:27:57 +020014
Pavel Machek5e2d70a2014-09-08 14:08:45 +020015/* Memory configurations */
Marek Vasutd4a4db12014-09-08 14:08:45 +020016#define PHYS_SDRAM_1_SIZE 0x40000000 /* 1GiB on SoCDK */
Dinh Nguyenad51f7c2012-10-04 06:46:02 +000017
Marek Vasutd4a4db12014-09-08 14:08:45 +020018/* Booting Linux */
Marek Vasut2bff5402015-07-22 06:18:19 +020019#define CONFIG_LOADADDR 0x01000000
Marek Vasutd4a4db12014-09-08 14:08:45 +020020#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
Dinh Nguyenad51f7c2012-10-04 06:46:02 +000021
Pavel Machek5e2d70a2014-09-08 14:08:45 +020022/* Ethernet on SoC (EMAC) */
23#if defined(CONFIG_CMD_NET)
Marek Vasutd4a4db12014-09-08 14:08:45 +020024#define CONFIG_PHY_MICREL
25#define CONFIG_PHY_MICREL_KSZ9021
Chin Liang See9cd12042013-08-07 10:06:56 -050026#endif
Pavel Machekce340e92014-07-14 14:14:17 +020027
Dinh Nguyen813e7e62015-09-23 15:38:01 -050028#define CONFIG_ENV_IS_IN_MMC
Dinh Nguyen813e7e62015-09-23 15:38:01 -050029
Pavel Machek5e2d70a2014-09-08 14:08:45 +020030/* The rest of the configuration is shared */
31#include <configs/socfpga_common.h>
Chin Liang See561c9d42014-06-10 01:11:04 -050032
Pavel Machek5e2d70a2014-09-08 14:08:45 +020033#endif /* __CONFIG_SOCFPGA_CYCLONE5_H__ */