Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / a44e0570dd33ee6266258e90553d1241994a9045 / . / configs / rock-pi-e-rk3328_defconfig
blob: 35caad7645511e30b984f6ae928dce09bed73bce [file] [log] [blame]
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]1CONFIG_ARM=y
Tom Rinie1e85442021-08-27 21:18:30 -0400[diff] [blame]2CONFIG_SKIP_LOWLEVEL_INIT=y
Peng Fanc8a61c02022-04-13 17:47:20 +0800[diff] [blame]3CONFIG_COUNTER_FREQUENCY=24000000
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]4CONFIG_ARCH_ROCKCHIP=y
Simon Glass72cc5382022-10-20 18:22:39 -0600[diff] [blame]5CONFIG_TEXT_BASE=0x00200000
Simon Glass035939e2021-07-10 21:14:30 -0600[diff] [blame]6CONFIG_SPL_GPIO=y
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]7CONFIG_NR_DRAM_BANKS=1
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]8CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
9CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x300000
Tom Rinia77d6f82023-05-01 11:50:26 -0400[diff] [blame]10CONFIG_SF_DEFAULT_SPEED=20000000
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]11CONFIG_ENV_OFFSET=0x3F8000
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]12CONFIG_DEFAULT_DEVICE_TREE="rk3328-rock-pi-e"
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]13CONFIG_DM_RESET=y
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]14CONFIG_ROCKCHIP_RK3328=y
15CONFIG_TPL_ROCKCHIP_COMMON_BOARD=y
16CONFIG_TPL_LIBCOMMON_SUPPORT=y
17CONFIG_TPL_LIBGENERIC_SUPPORT=y
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]18CONFIG_SPL_STACK_R_ADDR=0x4000000
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]19CONFIG_SPL_STACK=0x400000
20CONFIG_TPL_SYS_MALLOC_F_LEN=0x800
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]21CONFIG_SPL_SYS_MALLOC_F_LEN=0x4000
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]22CONFIG_DEBUG_UART_BASE=0xFF130000
23CONFIG_DEBUG_UART_CLOCK=24000000
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]24CONFIG_SYS_LOAD_ADDR=0x800800
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]25CONFIG_DEBUG_UART=y
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]26# CONFIG_ANDROID_BOOT_IMAGE is not set
27CONFIG_FIT=y
28CONFIG_FIT_VERBOSE=y
Jonas Karlmana44e0572024-02-17 00:22:31 +0000[diff] [blame^]29CONFIG_SPL_FIT_SIGNATURE=y
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]30CONFIG_SPL_LOAD_FIT=y
Jonas Karlmana44e0572024-02-17 00:22:31 +0000[diff] [blame^]31CONFIG_LEGACY_IMAGE_FORMAT=y
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]32CONFIG_DEFAULT_FDT_FILE="rockchip/rk3328-rock-pi-e.dtb"
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]33# CONFIG_DISPLAY_CPUINFO is not set
34CONFIG_DISPLAY_BOARDINFO_LATE=y
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]35CONFIG_MISC_INIT_R=y
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]36CONFIG_SPL_MAX_SIZE=0x40000
37CONFIG_SPL_PAD_TO=0x7f8000
Tom Rini65aa1242022-05-27 10:19:45 -0400[diff] [blame]38CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
39CONFIG_SPL_BSS_START_ADDR=0x2000000
Tom Rini0cb89e72022-05-19 15:09:22 -0400[diff] [blame]40CONFIG_SPL_BSS_MAX_SIZE=0x2000
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]41# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
Tom Rini8a14ac42022-05-26 13:13:21 -0400[diff] [blame]42# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]43CONFIG_SPL_STACK_R=y
Tom Rini52f34042020-06-23 08:20:07 -0400[diff] [blame]44CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x10000
Simon Glasse91ac4c2021-07-10 21:14:24 -0600[diff] [blame]45CONFIG_SPL_POWER=y
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]46CONFIG_SPL_ATF=y
47CONFIG_SPL_ATF_NO_PLATFORM_PARAM=y
Tom Rini2c3c2822022-06-06 12:13:29 -0400[diff] [blame]48CONFIG_TPL_SYS_MALLOC_SIMPLE=y
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]49CONFIG_CMD_BOOTZ=y
Jonas Karlmana44e0572024-02-17 00:22:31 +0000[diff] [blame^]50CONFIG_CMD_GPIO=y
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]51CONFIG_CMD_GPT=y
52CONFIG_CMD_MMC=y
53CONFIG_CMD_USB=y
54CONFIG_CMD_TIME=y
Jonas Karlmana44e0572024-02-17 00:22:31 +0000[diff] [blame^]55CONFIG_CMD_REGULATOR=y
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]56CONFIG_SPL_OF_CONTROL=y
57CONFIG_TPL_OF_CONTROL=y
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]58CONFIG_OF_SPL_REMOVE_PROPS="clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
59CONFIG_TPL_OF_PLATDATA=y
60CONFIG_ENV_IS_IN_MMC=y
61CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Tom Rinieb1f9092020-07-24 17:14:47 -0400[diff] [blame]62CONFIG_SYS_MMC_ENV_DEV=1
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]63CONFIG_TPL_DM=y
Jonas Karlmana44e0572024-02-17 00:22:31 +0000[diff] [blame^]64CONFIG_SPL_DM_SEQ_ALIAS=y
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]65CONFIG_REGMAP=y
66CONFIG_SPL_REGMAP=y
67CONFIG_TPL_REGMAP=y
68CONFIG_SYSCON=y
69CONFIG_SPL_SYSCON=y
70CONFIG_TPL_SYSCON=y
71CONFIG_CLK=y
72CONFIG_SPL_CLK=y
73CONFIG_FASTBOOT_BUF_ADDR=0x800800
74CONFIG_FASTBOOT_CMD_OEM_FORMAT=y
75CONFIG_ROCKCHIP_GPIO=y
76CONFIG_SYS_I2C_ROCKCHIP=y
Jagan Teki94e59a12023-06-06 22:39:15 +0530[diff] [blame]77CONFIG_MISC=y
Jonas Karlmana44e0572024-02-17 00:22:31 +0000[diff] [blame^]78CONFIG_ROCKCHIP_EFUSE=y
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]79CONFIG_MMC_DW=y
80CONFIG_MMC_DW_ROCKCHIP=y
Jonas Karlman79667912024-01-18 07:19:46 +0000[diff] [blame]81CONFIG_PHY_REALTEK=y
Jonas Karlmana44e0572024-02-17 00:22:31 +0000[diff] [blame^]82CONFIG_DM_MDIO=y
Jonas Karlman79667912024-01-18 07:19:46 +0000[diff] [blame]83CONFIG_DM_ETH_PHY=y
Jonas Karlmana44e0572024-02-17 00:22:31 +0000[diff] [blame^]84CONFIG_PHY_GIGE=y
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]85CONFIG_ETH_DESIGNWARE=y
86CONFIG_GMAC_ROCKCHIP=y
Jagan Tekibf0e1342023-06-06 22:39:18 +0530[diff] [blame]87CONFIG_PHY_ROCKCHIP_INNO_USB2=y
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]88CONFIG_PINCTRL=y
89CONFIG_SPL_PINCTRL=y
90CONFIG_DM_PMIC=y
91CONFIG_PMIC_RK8XX=y
92CONFIG_SPL_DM_REGULATOR=y
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]93CONFIG_DM_REGULATOR_FIXED=y
Tom Rini52f34042020-06-23 08:20:07 -0400[diff] [blame]94CONFIG_SPL_DM_REGULATOR_FIXED=y
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]95CONFIG_REGULATOR_RK8XX=y
96CONFIG_PWM_ROCKCHIP=y
97CONFIG_RAM=y
98CONFIG_SPL_RAM=y
99CONFIG_TPL_RAM=y
Jonas Karlmana44e0572024-02-17 00:22:31 +0000[diff] [blame^]100CONFIG_DM_RNG=y
101CONFIG_RNG_ROCKCHIP=y
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]102CONFIG_BAUDRATE=1500000
103CONFIG_DEBUG_UART_SHIFT=2
Tom Rinidc172ee2022-12-04 09:39:03 -0500[diff] [blame]104CONFIG_SYS_NS16550_MEM32=y
Tom Rini4c66e9a2020-11-09 14:23:01 -0500[diff] [blame]105CONFIG_SYSINFO=y
106CONFIG_SYSINFO_SMBIOS=y
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]107CONFIG_SYSRESET=y
108# CONFIG_TPL_SYSRESET is not set
109CONFIG_USB=y
110CONFIG_USB_XHCI_HCD=y
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]111CONFIG_USB_EHCI_HCD=y
112CONFIG_USB_EHCI_GENERIC=y
113CONFIG_USB_OHCI_HCD=y
114CONFIG_USB_OHCI_GENERIC=y
115CONFIG_USB_DWC2=y
116CONFIG_USB_DWC3=y
117# CONFIG_USB_DWC3_GADGET is not set
Tom Rini278f0f12023-08-07 15:17:12 -0400[diff] [blame]118CONFIG_USB_DWC3_GENERIC=y
b.l.huanga2793c42020-06-01 00:02:11 +0800[diff] [blame]119CONFIG_USB_GADGET=y
120CONFIG_USB_GADGET_DWC2_OTG=y
121CONFIG_SPL_TINY_MEMSET=y
122CONFIG_TPL_TINY_MEMSET=y
123CONFIG_ERRNO_STR=y