blob: 82984f4d17e6f48da8e8a2bccb4e8f57582d928a [file] [log] [blame]
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +09001/*
2 * Copyright (C) 2012 Nobuhiro Iwamatsu <nobuhiro.iwamatsu.yj@renesas.com>
3 * Copyright (C) 2012 Renesas Solutions Corp.
4 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +09006 */
7
8#ifndef __KZM9G_H
9#define __KZM9G_H
10
11#undef DEBUG
12
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +090013#define CONFIG_SH73A0
Nobuhiro Iwamatsu7c112732015-10-10 05:58:28 +090014#define CONFIG_ARCH_RMOBILE_BOARD_STRING "KMC KZM-A9-GT"
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +090015#define CONFIG_MACH_TYPE MACH_TYPE_KZM9G
16
17#include <asm/arch/rmobile.h>
18
19#define CONFIG_ARCH_CPU_INIT
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +090020
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +090021#define CONFIG_CMDLINE_TAG
22#define CONFIG_SETUP_MEMORY_TAGS
23#define CONFIG_INITRD_TAG
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +090024
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +090025#undef CONFIG_SHOW_BOOT_PROGRESS
26
27/* MEMORY */
28#define KZM_SDRAM_BASE (0x40000000)
29#define PHYS_SDRAM KZM_SDRAM_BASE
30#define PHYS_SDRAM_SIZE (512 * 1024 * 1024)
31#define CONFIG_NR_DRAM_BANKS (1)
32
33/* NOR Flash */
34#define KZM_FLASH_BASE (0x00000000)
35#define CONFIG_SYS_FLASH_BASE (KZM_FLASH_BASE)
36#define CONFIG_SYS_FLASH_CFI_WIDTH (FLASH_CFI_16BIT)
37#define CONFIG_SYS_MAX_FLASH_BANKS (1)
38#define CONFIG_SYS_MAX_FLASH_SECT (512)
39
40/* prompt */
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +090041#define CONFIG_SYS_PBSIZE 256
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +090042#define CONFIG_SYS_BAUDRATE_TABLE { 115200 }
43
44/* SCIF */
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +090045#define CONFIG_CONS_SCIF4
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +090046
47#define CONFIG_SYS_MEMTEST_START (KZM_SDRAM_BASE)
48#define CONFIG_SYS_MEMTEST_END \
49 (CONFIG_SYS_MEMTEST_START + (60 * 1024 * 1024))
50#undef CONFIG_SYS_ALT_MEMTEST
51#undef CONFIG_SYS_MEMTEST_SCRATCH
52#undef CONFIG_SYS_LOADS_BAUD_CHANGE
53
54#define CONFIG_SYS_INIT_RAM_ADDR (0xE5600000) /* on MERAM */
55#define CONFIG_SYS_INIT_RAM_SIZE (0x10000)
56#define LOW_LEVEL_MERAM_STACK (CONFIG_SYS_INIT_RAM_ADDR - 4)
57#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
58 CONFIG_SYS_INIT_RAM_SIZE - \
59 GENERATED_GBL_DATA_SIZE)
Tetsuyuki Kobayashi6a8c5152012-07-05 01:43:44 +000060#define CONFIG_SDRAM_OFFSET_FOR_RT (16 * 1024 * 1024)
61#define CONFIG_SYS_SDRAM_BASE (KZM_SDRAM_BASE + CONFIG_SDRAM_OFFSET_FOR_RT)
62#define CONFIG_SYS_SDRAM_SIZE (PHYS_SDRAM_SIZE - CONFIG_SDRAM_OFFSET_FOR_RT)
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +090063#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 32 * 1024 * 1024)
64
65#define CONFIG_SYS_MONITOR_BASE (KZM_FLASH_BASE)
66#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128 * 1024)
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +090067#define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024)
68
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +090069#define CONFIG_STANDALONE_LOAD_ADDR 0x41000000
70
71/* FLASH */
72#define CONFIG_FLASH_CFI_DRIVER
73#define CONFIG_SYS_FLASH_CFI
74#undef CONFIG_SYS_FLASH_QUIET_TEST
75#define CONFIG_SYS_FLASH_EMPTY_INFO
76#define FLASH_SECTOR_SIZE (256 * 1024) /* 256 KB sectors */
77#define CONFIG_ENV_SIZE FLASH_SECTOR_SIZE
78#define CONFIG_ENV_OFFSET FLASH_SECTOR_SIZE
79#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_ENV_OFFSET)
80
81/* Timeout for Flash erase operations (in ms) */
82#define CONFIG_SYS_FLASH_ERASE_TOUT (3 * 1000)
83/* Timeout for Flash write operations (in ms) */
84#define CONFIG_SYS_FLASH_WRITE_TOUT (3 * 1000)
85/* Timeout for Flash set sector lock bit operations (in ms) */
86#define CONFIG_SYS_FLASH_LOCK_TOUT (3 * 1000)
87/* Timeout for Flash clear lock bit operations (in ms) */
88#define CONFIG_SYS_FLASH_UNLOCK_TOUT (3 * 1000)
89
90#undef CONFIG_SYS_FLASH_PROTECTION
91#undef CONFIG_SYS_DIRECT_FLASH_TFTP
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +090092
93/* GPIO / PFC */
94#define CONFIG_SH_GPIO_PFC
95
96/* Clock */
Nobuhiro Iwamatsu8c002362012-08-03 13:56:52 +090097#define CONFIG_GLOBAL_TIMER
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +090098#define CONFIG_SYS_CLK_FREQ (48000000)
99#define CONFIG_SYS_CPU_CLK (1196000000)
Nobuhiro Iwamatsuadbaef52013-09-30 10:30:40 +0900100#define CONFIG_SH_SCIF_CLK_FREQ CONFIG_SYS_CLK_FREQ
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +0900101#define TMU_CLK_DIVIDER (4) /* 4 (default), 16, 64, 256 or 1024 */
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +0900102
Tetsuyuki Kobayashi3d743272012-07-25 18:24:18 +0000103#define CONFIG_NFS_TIMEOUT 10000UL
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +0900104
105/* I2C */
Nobuhiro Iwamatsu12240102013-10-29 13:33:51 +0900106#define CONFIG_SYS_I2C
107#define CONFIG_SYS_I2C_SH
108#define CONFIG_SYS_I2C_SH_NUM_CONTROLLERS 5
109#define CONFIG_SYS_I2C_SH_BASE0 0xE6820000
110#define CONFIG_SYS_I2C_SH_SPEED0 100000
111#define CONFIG_SYS_I2C_SH_BASE1 0xE6822000
112#define CONFIG_SYS_I2C_SH_SPEED1 100000
113#define CONFIG_SYS_I2C_SH_BASE2 0xE6824000
114#define CONFIG_SYS_I2C_SH_SPEED2 100000
115#define CONFIG_SYS_I2C_SH_BASE3 0xE6826000
116#define CONFIG_SYS_I2C_SH_SPEED3 100000
117#define CONFIG_SYS_I2C_SH_BASE4 0xE6828000
118#define CONFIG_SYS_I2C_SH_SPEED4 100000
Tetsuyuki Kobayashicc4283c2012-09-13 19:07:56 +0000119#define CONFIG_SH_I2C_8BIT
Nobuhiro Iwamatsu12240102013-10-29 13:33:51 +0900120#define CONFIG_SH_I2C_DATA_HIGH 4
121#define CONFIG_SH_I2C_DATA_LOW 5
122#define CONFIG_SH_I2C_CLOCK 104000000 /* 104 MHz */
Nobuhiro Iwamatsu06d4c6d2012-06-21 14:55:07 +0900123
124#endif /* __KZM9G_H */