Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / a35afb85383105cdd498f1f83017ca97d03d1e46 / . / configs / silk_defconfig
blob: 9ff9e23ef98789a136ab890186f0190468177456 [file] [log] [blame]
Vladimir Barinovc8c1a3e2015-01-12 19:17:07 +0300[diff] [blame]1CONFIG_ARM=y
Adam Fordd36b1022019-08-14 08:29:25 -0500[diff] [blame]2CONFIG_ARCH_CPU_INIT=y
Marek Vasut52e0ee32018-04-21 16:19:56 +0200[diff] [blame]3CONFIG_ENABLE_ARM_SOC_BOOT0_HOOK=y
4# CONFIG_SPL_USE_ARCH_MEMCPY is not set
5# CONFIG_SPL_USE_ARCH_MEMSET is not set
Nobuhiro Iwamatsu7c112732015-10-10 05:58:28 +0900[diff] [blame]6CONFIG_ARCH_RMOBILE=y
Simon Glass72cc5382022-10-20 18:22:39 -0600[diff] [blame]7CONFIG_TEXT_BASE=0x50000000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]8CONFIG_SYS_MALLOC_LEN=0x100000
9CONFIG_SYS_MALLOC_F_LEN=0x8000
Marek Vasut52e0ee32018-04-21 16:19:56 +0200[diff] [blame]10CONFIG_SPL_LIBCOMMON_SUPPORT=y
11CONFIG_SPL_LIBGENERIC_SUPPORT=y
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]12CONFIG_NR_DRAM_BANKS=1
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]13CONFIG_ENV_SIZE=0x40000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]14CONFIG_ENV_OFFSET=0xC0000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]15CONFIG_ENV_SECT_SIZE=0x40000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]16CONFIG_DM_GPIO=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]17CONFIG_DEFAULT_DEVICE_TREE="r8a7794-silk-u-boot"
Tom Rini0332a1a2020-07-06 13:54:25 -0400[diff] [blame]18CONFIG_SPL_TEXT_BASE=0xe6300000
Marek Vasutffb703d2018-05-02 11:42:22 +0200[diff] [blame]19CONFIG_ARCH_RMOBILE_BOARD_STRING="Silk"
Marek Vasut8f9a8182018-01-07 19:37:06 +0100[diff] [blame]20CONFIG_R8A7794=y
Vladimir Barinovc8c1a3e2015-01-12 19:17:07 +0300[diff] [blame]21CONFIG_TARGET_SILK=y
Simon Glassf4d60392021-08-08 12:20:12 -0600[diff] [blame]22CONFIG_SPL_SERIAL=y
Tom Rinie0056d72018-06-04 11:57:37 -0400[diff] [blame]23CONFIG_SPL_SYS_MALLOC_F_LEN=0x2000
24CONFIG_SPL=y
Marek Vasut52e0ee32018-04-21 16:19:56 +0200[diff] [blame]25CONFIG_SPL_SPI_FLASH_SUPPORT=y
Simon Glassa5820472021-08-08 12:20:14 -0600[diff] [blame]26CONFIG_SPL_SPI=y
Tom Rini0997ee02021-08-23 10:25:31 -0400[diff] [blame]27CONFIG_SYS_LOAD_ADDR=0x50000000
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]28CONFIG_ENV_ADDR=0xC0000
Tom Rini4ddbade2022-05-25 12:16:03 -0400[diff] [blame]29CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
30CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x4f000000
Tom Rini7f184322022-10-28 20:27:07 -0400[diff] [blame]31CONFIG_SYS_MONITOR_LEN=262144
Marek Vasut52e0ee32018-04-21 16:19:56 +0200[diff] [blame]32CONFIG_FIT=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]33CONFIG_BOOTDELAY=3
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]34CONFIG_SPL_MAX_SIZE=0x4000
Tom Rini0cb89e72022-05-19 15:09:22 -0400[diff] [blame]35CONFIG_SPL_NO_BSS_LIMIT=y
Marek Vasut52e0ee32018-04-21 16:19:56 +0200[diff] [blame]36CONFIG_SPL_BOARD_INIT=y
37CONFIG_SPL_SYS_MALLOC_SIMPLE=y
Tom Rini8a14ac42022-05-26 13:13:21 -0400[diff] [blame]38# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
39CONFIG_SPL_STACK=0xe6340000
Marek Vasut52e0ee32018-04-21 16:19:56 +0200[diff] [blame]40CONFIG_SPL_RAM_SUPPORT=y
41CONFIG_SPL_RAM_DEVICE=y
42CONFIG_SPL_SPI_LOAD=y
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]43CONFIG_SYS_SPI_U_BOOT_OFFS=0x140000
Marek Vasut52e0ee32018-04-21 16:19:56 +0200[diff] [blame]44CONFIG_SPL_YMODEM_SUPPORT=y
45CONFIG_HUSH_PARSER=y
Tom Riniae17fa32022-05-11 18:01:06 -0400[diff] [blame]46CONFIG_SYS_CBSIZE=256
Tom Rinicbfa1392022-05-11 17:38:09 -0400[diff] [blame]47CONFIG_SYS_PBSIZE=256
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]48CONFIG_CMD_BOOTZ=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]49# CONFIG_CMD_IMI is not set
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]50# CONFIG_CMD_XIMG is not set
Marek Vasut52e0ee32018-04-21 16:19:56 +0200[diff] [blame]51CONFIG_CMD_GPIO=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]52CONFIG_CMD_I2C=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]53CONFIG_CMD_MMC=y
Marek Vasut52e0ee32018-04-21 16:19:56 +0200[diff] [blame]54CONFIG_CMD_PCI=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]55CONFIG_CMD_SDRAM=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]56CONFIG_CMD_SPI=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]57CONFIG_CMD_USB=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]58CONFIG_CMD_DHCP=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]59CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]60CONFIG_CMD_PING=y
Marek Vasut52e0ee32018-04-21 16:19:56 +0200[diff] [blame]61CONFIG_CMD_CACHE=y
62CONFIG_CMD_TIME=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]63CONFIG_CMD_EXT2=y
64CONFIG_CMD_EXT4=y
65CONFIG_CMD_EXT4_WRITE=y
66CONFIG_CMD_FAT=y
Marek Vasut54c633e2018-05-31 14:41:58 +0200[diff] [blame]67CONFIG_CMD_MTDPARTS=y
68CONFIG_MTDIDS_DEFAULT="nor0=spi0.0"
69CONFIG_MTDPARTS_DEFAULT="mtdparts=spi0.0:256k(u-boot-spl),512k(u-boot-env1),512k(u-boot-env2),768k(u-boot),-(user)"
Marek Vasut5b16e012018-01-07 20:26:04 +0100[diff] [blame]70CONFIG_OF_CONTROL=y
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]71CONFIG_ENV_OVERWRITE=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]72CONFIG_ENV_IS_IN_SPI_FLASH=y
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]73CONFIG_VERSION_VARIABLE=y
Marek Vasut52e0ee32018-04-21 16:19:56 +0200[diff] [blame]74CONFIG_CLK=y
75CONFIG_CLK_RENESAS=y
Marek Vasut52e0ee32018-04-21 16:19:56 +0200[diff] [blame]76CONFIG_RCAR_GPIO=y
77CONFIG_DM_I2C=y
Marek Vasutec745ae2018-05-01 08:57:25 +0200[diff] [blame]78CONFIG_SYS_I2C_RCAR_I2C=y
Marek Vasut52e0ee32018-04-21 16:19:56 +0200[diff] [blame]79CONFIG_SYS_I2C_RCAR_IIC=y
Marek Vasut5b020672018-04-21 17:53:07 +0200[diff] [blame]80CONFIG_SH_MMCIF=y
Marek Vasut52e0ee32018-04-21 16:19:56 +0200[diff] [blame]81CONFIG_RENESAS_SDHI=y
Miquel Raynal2e35dbb2019-10-03 19:50:05 +0200[diff] [blame]82CONFIG_MTD=y
Miquel Raynala903be42019-10-03 19:50:04 +0200[diff] [blame]83CONFIG_DM_MTD=y
Marek Vasut20106932019-02-19 05:07:13 +0100[diff] [blame]84CONFIG_DM_SPI_FLASH=y
Bin Meng27f5b192015-11-25 05:34:54 -0800[diff] [blame]85CONFIG_SPI_FLASH_SPANSION=y
Marek Vasut54c633e2018-05-31 14:41:58 +0200[diff] [blame]86CONFIG_SPI_FLASH_MTD=y
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]87CONFIG_BITBANGMII=y
Tom Rini8b084372022-03-21 21:33:31 -0400[diff] [blame]88CONFIG_BITBANGMII_MULTI=y
Alexandru Gagniuc4e24ff62017-08-01 17:20:00 -0700[diff] [blame]89CONFIG_PHY_MICREL=y
James Byrnebc292c22019-03-06 12:48:27 +0000[diff] [blame]90CONFIG_PHY_MICREL_KSZ8XXX=y
Nobuhiro Iwamatsuf593ecb2017-12-01 16:08:03 +0900[diff] [blame]91CONFIG_SH_ETHER=y
Marek Vasut52e0ee32018-04-21 16:19:56 +0200[diff] [blame]92CONFIG_PCI=y
Marek Vasut52e0ee32018-04-21 16:19:56 +0200[diff] [blame]93CONFIG_PCI_RCAR_GEN2=y
94CONFIG_PINCTRL=y
95CONFIG_PINCONF=y
96CONFIG_PINCTRL_PFC=y
97CONFIG_DM_REGULATOR=y
98CONFIG_DM_REGULATOR_FIXED=y
99CONFIG_DM_REGULATOR_GPIO=y
Marek Vasut2b2e4832017-07-21 23:18:46 +0200[diff] [blame]100CONFIG_SCIF_CONSOLE=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]101CONFIG_SPI=y
Marek Vasut20106932019-02-19 05:07:13 +0100[diff] [blame]102CONFIG_DM_SPI=y
Tuomas Tynkkynenfa8fdfd2018-02-07 02:42:17 +0200[diff] [blame]103CONFIG_SH_QSPI=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]104CONFIG_USB=y
Tom Rini7716cd62017-05-12 22:33:28 -0400[diff] [blame]105CONFIG_USB_EHCI_HCD=y
Marek Vasut52e0ee32018-04-21 16:19:56 +0200[diff] [blame]106CONFIG_USB_EHCI_PCI=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]107CONFIG_USB_STORAGE=y