Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / a349b3b842096ed00e2a911d49ac603480bf9a48 / . / configs / rock64-rk3328_defconfig
blob: cb79cea821f39fb227b637c482940bb52dd31f82 [file] [log] [blame]
Matwey V. Kornilovc1d22df2019-06-09 00:27:17 +0300[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_ROCKCHIP=y
Matwey V. Kornilovc1d22df2019-06-09 00:27:17 +0300[diff] [blame]3CONFIG_SYS_TEXT_BASE=0x00200000
Kurt Miller2e208462020-05-13 15:55:20 -0400[diff] [blame]4CONFIG_SPL_GPIO_SUPPORT=y
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]5CONFIG_NR_DRAM_BANKS=1
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]6CONFIG_ENV_OFFSET=0x3F8000
Matwey V. Kornilovc1d22df2019-06-09 00:27:17 +0300[diff] [blame]7CONFIG_ROCKCHIP_RK3328=y
Tom Rini2c7a8d42019-08-14 08:11:27 -0400[diff] [blame]8CONFIG_TPL_ROCKCHIP_COMMON_BOARD=y
Tom Rini2c7a8d42019-08-14 08:11:27 -0400[diff] [blame]9CONFIG_TPL_LIBCOMMON_SUPPORT=y
10CONFIG_TPL_LIBGENERIC_SUPPORT=y
Matwey V. Kornilovc1d22df2019-06-09 00:27:17 +0300[diff] [blame]11CONFIG_SPL_DRIVERS_MISC_SUPPORT=y
12CONFIG_SPL_STACK_R_ADDR=0x600000
13CONFIG_DEBUG_UART_BASE=0xFF130000
14CONFIG_DEBUG_UART_CLOCK=24000000
Tom Rini84610272020-07-28 08:46:52 -0400[diff] [blame]15CONFIG_DEFAULT_DEVICE_TREE="rk3328-rock64"
Matwey V. Kornilovc1d22df2019-06-09 00:27:17 +0300[diff] [blame]16CONFIG_DEBUG_UART=y
Tom Rini2c7a8d42019-08-14 08:11:27 -0400[diff] [blame]17CONFIG_TPL_SYS_MALLOC_F_LEN=0x800
Matwey V. Kornilovc1d22df2019-06-09 00:27:17 +0300[diff] [blame]18# CONFIG_ANDROID_BOOT_IMAGE is not set
19CONFIG_FIT=y
20CONFIG_FIT_VERBOSE=y
21CONFIG_SPL_LOAD_FIT=y
Matwey V. Kornilovc1d22df2019-06-09 00:27:17 +0300[diff] [blame]22CONFIG_DEFAULT_FDT_FILE="rockchip/rk3328-rock64.dtb"
23# CONFIG_DISPLAY_CPUINFO is not set
24CONFIG_DISPLAY_BOARDINFO_LATE=y
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]25CONFIG_MISC_INIT_R=y
Kever Yang1b0675a2019-08-20 11:47:00 +0800[diff] [blame]26# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
Tom Rini2c7a8d42019-08-14 08:11:27 -0400[diff] [blame]27CONFIG_TPL_SYS_MALLOC_SIMPLE=y
Matwey V. Kornilovc1d22df2019-06-09 00:27:17 +0300[diff] [blame]28CONFIG_SPL_STACK_R=y
Kurt Miller2e208462020-05-13 15:55:20 -0400[diff] [blame]29CONFIG_SPL_I2C_SUPPORT=y
30CONFIG_SPL_POWER_SUPPORT=y
Matwey V. Kornilovc1d22df2019-06-09 00:27:17 +0300[diff] [blame]31CONFIG_SPL_ATF=y
32CONFIG_SPL_ATF_NO_PLATFORM_PARAM=y
Matwey V. Kornilovc1d22df2019-06-09 00:27:17 +0300[diff] [blame]33CONFIG_CMD_BOOTZ=y
34CONFIG_CMD_GPT=y
35CONFIG_CMD_MMC=y
Matwey V. Kornilovc1d22df2019-06-09 00:27:17 +0300[diff] [blame]36CONFIG_CMD_USB=y
37# CONFIG_CMD_SETEXPR is not set
38CONFIG_CMD_TIME=y
Matwey V. Kornilovc1d22df2019-06-09 00:27:17 +0300[diff] [blame]39CONFIG_SPL_OF_CONTROL=y
Matwey V. Kornilov65785a22019-08-02 10:40:03 +0300[diff] [blame]40CONFIG_TPL_OF_CONTROL=y
Kurt Miller2e208462020-05-13 15:55:20 -0400[diff] [blame]41CONFIG_OF_SPL_REMOVE_PROPS="clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
Matwey V. Kornilov65785a22019-08-02 10:40:03 +0300[diff] [blame]42CONFIG_TPL_OF_PLATDATA=y
Matwey V. Kornilovc1d22df2019-06-09 00:27:17 +0300[diff] [blame]43CONFIG_ENV_IS_IN_MMC=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]44CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Tom Rinieb1f9092020-07-24 17:14:47 -0400[diff] [blame]45CONFIG_SYS_MMC_ENV_DEV=1
Matwey V. Kornilovc1d22df2019-06-09 00:27:17 +0300[diff] [blame]46CONFIG_NET_RANDOM_ETHADDR=y
Tom Rini2c7a8d42019-08-14 08:11:27 -0400[diff] [blame]47CONFIG_TPL_DM=y
Matwey V. Kornilovc1d22df2019-06-09 00:27:17 +0300[diff] [blame]48CONFIG_REGMAP=y
49CONFIG_SPL_REGMAP=y
Matwey V. Kornilov65785a22019-08-02 10:40:03 +0300[diff] [blame]50CONFIG_TPL_REGMAP=y
Matwey V. Kornilovc1d22df2019-06-09 00:27:17 +0300[diff] [blame]51CONFIG_SYSCON=y
52CONFIG_SPL_SYSCON=y
Matwey V. Kornilov65785a22019-08-02 10:40:03 +0300[diff] [blame]53CONFIG_TPL_SYSCON=y
Matwey V. Kornilovc1d22df2019-06-09 00:27:17 +0300[diff] [blame]54CONFIG_CLK=y
55CONFIG_SPL_CLK=y
Tom Rini2c7a8d42019-08-14 08:11:27 -0400[diff] [blame]56CONFIG_FASTBOOT_BUF_ADDR=0x800800
Matwey V. Kornilovc1d22df2019-06-09 00:27:17 +0300[diff] [blame]57CONFIG_FASTBOOT_CMD_OEM_FORMAT=y
58CONFIG_ROCKCHIP_GPIO=y
59CONFIG_SYS_I2C_ROCKCHIP=y
60CONFIG_MMC_DW=y
61CONFIG_MMC_DW_ROCKCHIP=y
Matwey V. Kornilovc1d22df2019-06-09 00:27:17 +0300[diff] [blame]62CONFIG_SF_DEFAULT_SPEED=20000000
Tom Rini84610272020-07-28 08:46:52 -0400[diff] [blame]63CONFIG_SPI_FLASH_GIGADEVICE=y
Matwey V. Kornilovc1d22df2019-06-09 00:27:17 +0300[diff] [blame]64CONFIG_DM_ETH=y
65CONFIG_ETH_DESIGNWARE=y
66CONFIG_GMAC_ROCKCHIP=y
Matwey V. Kornilovc1d22df2019-06-09 00:27:17 +0300[diff] [blame]67CONFIG_PINCTRL=y
68CONFIG_SPL_PINCTRL=y
Matwey V. Kornilovc1d22df2019-06-09 00:27:17 +0300[diff] [blame]69CONFIG_DM_PMIC=y
70CONFIG_PMIC_RK8XX=y
Kurt Miller2e208462020-05-13 15:55:20 -0400[diff] [blame]71CONFIG_SPL_DM_REGULATOR=y
Matwey V. Kornilovc1d22df2019-06-09 00:27:17 +0300[diff] [blame]72CONFIG_REGULATOR_PWM=y
73CONFIG_DM_REGULATOR_FIXED=y
Tom Rini63683ef2020-05-26 08:32:25 -0400[diff] [blame]74CONFIG_SPL_DM_REGULATOR_FIXED=y
Matwey V. Kornilovc1d22df2019-06-09 00:27:17 +0300[diff] [blame]75CONFIG_REGULATOR_RK8XX=y
76CONFIG_PWM_ROCKCHIP=y
77CONFIG_RAM=y
78CONFIG_SPL_RAM=y
Matwey V. Kornilov65785a22019-08-02 10:40:03 +0300[diff] [blame]79CONFIG_TPL_RAM=y
Matwey V. Kornilovc1d22df2019-06-09 00:27:17 +0300[diff] [blame]80CONFIG_DM_RESET=y
81CONFIG_BAUDRATE=1500000
82CONFIG_DEBUG_UART_SHIFT=2
Tom Rini84610272020-07-28 08:46:52 -0400[diff] [blame]83CONFIG_ROCKCHIP_SPI=y
Tom Rini4c66e9a2020-11-09 14:23:01 -0500[diff] [blame]84CONFIG_SYSINFO=y
85CONFIG_SYSINFO_SMBIOS=y
Matwey V. Kornilovc1d22df2019-06-09 00:27:17 +0300[diff] [blame]86CONFIG_SYSRESET=y
YouMin Chenb9f7df32019-11-15 11:04:44 +0800[diff] [blame]87# CONFIG_TPL_SYSRESET is not set
Matwey V. Kornilovc1d22df2019-06-09 00:27:17 +0300[diff] [blame]88CONFIG_USB=y
89CONFIG_USB_XHCI_HCD=y
90CONFIG_USB_XHCI_DWC3=y
91CONFIG_USB_EHCI_HCD=y
92CONFIG_USB_EHCI_GENERIC=y
93CONFIG_USB_OHCI_HCD=y
94CONFIG_USB_OHCI_GENERIC=y
95CONFIG_USB_DWC2=y
96CONFIG_USB_DWC3=y
Jean-Jacques Hiblot731a2a32019-09-11 11:33:53 +0200[diff] [blame]97# CONFIG_USB_DWC3_GADGET is not set
Matwey V. Kornilovc1d22df2019-06-09 00:27:17 +0300[diff] [blame]98CONFIG_USB_GADGET=y
Matwey V. Kornilovc1d22df2019-06-09 00:27:17 +0300[diff] [blame]99CONFIG_USB_GADGET_DWC2_OTG=y
Matwey V. Kornilovc1d22df2019-06-09 00:27:17 +0300[diff] [blame]100CONFIG_SPL_TINY_MEMSET=y
Matwey V. Kornilov65785a22019-08-02 10:40:03 +0300[diff] [blame]101CONFIG_TPL_TINY_MEMSET=y
Matwey V. Kornilovc1d22df2019-06-09 00:27:17 +0300[diff] [blame]102CONFIG_ERRNO_STR=y