blob: de5f0be66dce29803e930854423e2634c3fcd1d4 [file] [log] [blame]
wdenk1dda0b12002-08-27 10:52:29 +00001/*
2 * (C) Copyright 2000, 2001
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
wdenk1dda0b12002-08-27 10:52:29 +00006 */
7
8#include <common.h>
9
wdenk1dda0b12002-08-27 10:52:29 +000010/* ------------------------------------------------------------------------- */
11
12/*
13 * This function is intended for SHORT delays only.
14 * It will overflow at around 10 seconds @ 400MHz,
15 * or 20 seconds @ 200MHz.
16 */
17unsigned long usec2ticks(unsigned long usec)
18{
19 ulong ticks;
20
21 if (usec < 1000) {
22 ticks = ((usec * (get_tbclk()/1000)) + 500) / 1000;
23 } else {
24 ticks = ((usec / 10) * (get_tbclk() / 100000));
25 }
26
27 return (ticks);
28}
29
30/* ------------------------------------------------------------------------- */
31
32/*
33 * We implement the delay by converting the delay (the number of
34 * microseconds to wait) into a number of time base ticks; then we
35 * watch the time base until it has incremented by that amount.
36 */
Ingo van Lilf0f778a2009-11-24 14:09:21 +010037void __udelay(unsigned long usec)
wdenk1dda0b12002-08-27 10:52:29 +000038{
Ingo van Lilf0f778a2009-11-24 14:09:21 +010039 ulong ticks = usec2ticks (usec);
40 wait_ticks (ticks);
wdenk1dda0b12002-08-27 10:52:29 +000041}
42
43/* ------------------------------------------------------------------------- */
Scott Woodb71689b2008-06-30 14:13:28 -050044#ifndef CONFIG_NAND_SPL
wdenk1dda0b12002-08-27 10:52:29 +000045unsigned long ticks2usec(unsigned long ticks)
46{
47 ulong tbclk = get_tbclk();
48
49 /* usec = ticks * 1000000 / tbclk
50 * Multiplication would overflow at ~4.2e3 ticks,
51 * so we break it up into
52 * usec = ( ( ticks * 1000) / tbclk ) * 1000;
53 */
54 ticks *= 1000L;
55 ticks /= tbclk;
56 ticks *= 1000L;
57
58 return ((ulong)ticks);
59}
Scott Woodb71689b2008-06-30 14:13:28 -050060#endif
wdenk1dda0b12002-08-27 10:52:29 +000061/* ------------------------------------------------------------------------- */
62
Simon Glass4c974d72017-03-28 10:27:24 -060063int timer_init(void)
wdenk1dda0b12002-08-27 10:52:29 +000064{
Timur Tabi4705e002010-12-14 17:18:51 -060065 unsigned long temp;
66
wdenk359733b2003-03-31 17:27:09 +000067#if defined(CONFIG_5xx) || defined(CONFIG_8xx)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020068 volatile immap_t *immap = (immap_t *) CONFIG_SYS_IMMR;
wdenk1dda0b12002-08-27 10:52:29 +000069
70 /* unlock */
71 immap->im_sitk.sitk_tbk = KAPWR_KEY;
72#endif
73
74 /* reset */
Timur Tabi4705e002010-12-14 17:18:51 -060075 asm volatile("li %0,0 ; mttbu %0 ; mttbl %0;"
76 : "=&r"(temp) );
wdenk1dda0b12002-08-27 10:52:29 +000077
wdenk359733b2003-03-31 17:27:09 +000078#if defined(CONFIG_5xx) || defined(CONFIG_8xx)
wdenk1dda0b12002-08-27 10:52:29 +000079 /* enable */
80 immap->im_sit.sit_tbscr |= TBSCR_TBE;
81#endif
82 return (0);
83}
84/* ------------------------------------------------------------------------- */