Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / a20e51f290fda682c5adbf46494f952840811dbb / . / configs / P1010RDB-PA_36BIT_SPIFLASH_defconfig
blob: 08d98bf473decdb83e3ce60be9e3cafe8afc9f51 [file] [log] [blame]
Masahiro Yamadad5f8fee2015-03-12 13:24:39 +0900[diff] [blame]1CONFIG_PPC=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]2CONFIG_SYS_TEXT_BASE=0x11001000
Simon Glassf2a89462016-09-12 23:18:41 -0600[diff] [blame]3CONFIG_SPL_LIBCOMMON_SUPPORT=y
Simon Glassb16c92c2016-09-12 23:18:43 -0600[diff] [blame]4CONFIG_SPL_LIBGENERIC_SUPPORT=y
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]5CONFIG_ENV_SIZE=0x2000
6CONFIG_ENV_OFFSET=0x100000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]7CONFIG_ENV_SECT_SIZE=0x10000
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame^]8CONFIG_DEFAULT_DEVICE_TREE="p1010rdb-pa_36b"
Tom Rini0332a1a2020-07-06 13:54:25 -0400[diff] [blame]9CONFIG_SPL_TEXT_BASE=0xD0001000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]10CONFIG_SPL_SERIAL_SUPPORT=y
11CONFIG_SPL_DRIVERS_MISC_SUPPORT=y
Tom Rinie0056d72018-06-04 11:57:37 -0400[diff] [blame]12CONFIG_SPL=y
Simon Glass219d6122016-09-12 23:18:57 -0600[diff] [blame]13CONFIG_SPL_SPI_FLASH_SUPPORT=y
Simon Glassb24fdca2016-09-12 23:18:58 -0600[diff] [blame]14CONFIG_SPL_SPI_SUPPORT=y
Masahiro Yamadad5f8fee2015-03-12 13:24:39 +0900[diff] [blame]15CONFIG_MPC85xx=y
York Sun7f945ca2016-11-16 13:30:06 -0800[diff] [blame]16CONFIG_TARGET_P1010RDB_PA=y
Masahiro Yamada653e9fe2016-07-25 19:56:03 +0900[diff] [blame]17CONFIG_PHYS_64BIT=y
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]18CONFIG_FIT=y
19CONFIG_FIT_VERBOSE=y
20CONFIG_OF_BOARD_SETUP=y
21CONFIG_OF_STDOUT_VIA_ALIAS=y
York Sun7f945ca2016-11-16 13:30:06 -0800[diff] [blame]22CONFIG_SYS_EXTRA_OPTIONS="SPIFLASH"
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]23CONFIG_BOOTDELAY=10
Simon Glass9fd2a022016-10-17 20:12:37 -0600[diff] [blame]24CONFIG_SYS_CONSOLE_IS_IN_ENV=y
Simon Glass7a99a872017-01-23 13:31:20 -0700[diff] [blame]25CONFIG_BOARD_EARLY_INIT_F=y
Mario Six75b23ed2018-03-28 14:38:15 +0200[diff] [blame]26CONFIG_BOARD_EARLY_INIT_R=y
Tom Rini623d67e2018-02-06 12:15:38 -0500[diff] [blame]27# CONFIG_SPL_FRAMEWORK is not set
Tom Rinie5678e42019-06-01 14:20:25 -0400[diff] [blame]28CONFIG_SPL_SPI_BOOT=y
Tom Rini9834b902017-03-13 13:48:42 -0400[diff] [blame]29CONFIG_SPL_ENV_SUPPORT=y
30CONFIG_SPL_I2C_SUPPORT=y
Simon Glass7db65a82016-09-12 23:18:45 -0600[diff] [blame]31CONFIG_SPL_MPC8XXX_INIT_DDR_SUPPORT=y
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]32CONFIG_HUSH_PARSER=y
Tuomas Tynkkynen28d56bd2017-10-08 21:48:01 +0300[diff] [blame]33CONFIG_CMD_IMLS=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]34CONFIG_CMD_I2C=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]35CONFIG_CMD_MMC=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]36CONFIG_CMD_USB=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]37CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]38CONFIG_CMD_PING=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]39CONFIG_CMD_EXT2=y
40CONFIG_CMD_FAT=y
Tom Rini5ad8e112017-10-22 17:55:07 -0400[diff] [blame]41CONFIG_MTDIDS_DEFAULT="nand0=ff800000.flash"
42CONFIG_MTDPARTS_DEFAULT="mtdparts=ff800000.flash:2m(uboot-env),1m(dtb),5m(kernel),56m(fs),-(usr)"
Tom Rini3eea5772020-05-08 09:08:39 -0400[diff] [blame]43CONFIG_OF_CONTROL=y
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]44CONFIG_ENV_OVERWRITE=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]45CONFIG_ENV_IS_IN_SPI_FLASH=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]46CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Tom Rini3eea5772020-05-08 09:08:39 -0400[diff] [blame]47CONFIG_DM=y
Tom Rinia5c4d402017-03-01 16:51:58 -0500[diff] [blame]48CONFIG_FSL_CAAM=y
Tom Rini3eea5772020-05-08 09:08:39 -0400[diff] [blame]49CONFIG_DM_I2C=y
Mario Six41d7d972018-03-28 14:38:19 +0200[diff] [blame]50CONFIG_FSL_ESDHC=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]51CONFIG_MTD=y
Masahiro Yamada8cea9b52017-02-11 22:43:54 +0900[diff] [blame]52CONFIG_MTD_NOR_FLASH=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]53CONFIG_FLASH_CFI_DRIVER=y
54CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
55CONFIG_SYS_FLASH_CFI=y
Tom Rini526e3c82020-10-05 13:11:41 -0400[diff] [blame]56CONFIG_DM_SPI_FLASH=y
Patrick Delaunay0df81042019-02-27 15:20:36 +0100[diff] [blame]57CONFIG_SF_DEFAULT_MODE=0
58CONFIG_SF_DEFAULT_SPEED=10000000
Bin Meng27f5b192015-11-25 05:34:54 -0800[diff] [blame]59CONFIG_SPI_FLASH_SPANSION=y
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]60CONFIG_PHY_ATHEROS=y
61CONFIG_PHY_BROADCOM=y
62CONFIG_PHY_DAVICOM=y
63CONFIG_PHY_LXT=y
Mario Sixf504d1a2018-04-27 14:52:21 +0200[diff] [blame]64CONFIG_PHY_MARVELL=y
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]65CONFIG_PHY_NATSEMI=y
66CONFIG_PHY_REALTEK=y
67CONFIG_PHY_SMSC=y
68CONFIG_PHY_VITESSE=y
Tom Rini526e3c82020-10-05 13:11:41 -0400[diff] [blame]69CONFIG_DM_ETH=y
70CONFIG_DM_MDIO=y
Tom Rinica22e962017-08-07 22:00:34 -0400[diff] [blame]71CONFIG_PHY_GIGE=y
Simon Glass9008a5b2015-08-19 09:33:43 -0600[diff] [blame]72CONFIG_E1000=y
Tom Rini3eea5772020-05-08 09:08:39 -0400[diff] [blame]73CONFIG_MII=y
74CONFIG_TSEC_ENET=y
Hou Zhiqiangaa27f172020-05-01 19:06:29 +0800[diff] [blame]75CONFIG_DM_PCI=y
76CONFIG_DM_PCI_COMPAT=y
77CONFIG_PCIE_FSL=y
Tom Rini3eea5772020-05-08 09:08:39 -0400[diff] [blame]78CONFIG_DM_RTC=y
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]79CONFIG_SYS_NS16550=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]80CONFIG_SPI=y
Tom Rini526e3c82020-10-05 13:11:41 -0400[diff] [blame]81CONFIG_DM_SPI=y
Bin Meng72a049d2015-11-25 05:34:53 -0800[diff] [blame]82CONFIG_FSL_ESPI=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]83CONFIG_USB=y
Marek Szyprowski795dc7d2020-06-03 14:43:40 +0200[diff] [blame]84CONFIG_ADDR_MAP=y