Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / a15e47fd9d574adaa666bccf66fbc1495694eb3f / . / arch / arm / dts / imx8mp-verdin-wifi-dev-u-boot.dtsi
blob: 7b45a87450b2a71423228cac6f94cf507343d0e7 [file] [log] [blame]
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]1// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
2/*
3 * Copyright 2022 Toradex
4 */
5
6#include "imx8mp-u-boot.dtsi"
7
8/ {
Emanuele Ghidoliff939c22024-02-23 10:11:40 +0100[diff] [blame]9 aliases {
10 eeprom0 = &eeprom_module;
11 eeprom1 = &eeprom_carrier_board;
12 eeprom2 = &eeprom_display_adapter;
13 };
14
Emanuele Ghidoli26b5cba2024-02-23 10:11:41 +0100[diff] [blame]15 sysinfo {
16 compatible = "toradex,sysinfo";
17 };
18
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]19 wdt-reboot {
20 compatible = "wdt-reboot";
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]21 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]22 wdt = <&wdog1>;
23 };
24};
25
26&clk {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]27 bootph-all;
28 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]29 /delete-property/ assigned-clocks;
30 /delete-property/ assigned-clock-parents;
31 /delete-property/ assigned-clock-rates;
32
33};
34
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]35&gpio1 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]36 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]37};
38
39&gpio2 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]40 bootph-pre-ram;
Marcel Ziswilerf8621462022-07-21 15:46:44 +0200[diff] [blame]41
42 regulator-ethphy {
43 gpio-hog;
44 gpios = <20 GPIO_ACTIVE_HIGH>;
45 line-name = "reg_ethphy";
46 output-high;
47 pinctrl-names = "default";
48 pinctrl-0 = <&pinctrl_reg_eth>;
49 };
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]50};
51
52&gpio3 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]53 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]54};
55
56&gpio4 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]57 bootph-pre-ram;
Andrejs Cainikovsdd1587c2023-07-11 11:09:18 +0200[diff] [blame]58
59 ctrl-sleep-moci-hog {
60 bootph-pre-ram;
Stefan Eichenberger11e22d32024-04-17 10:49:02 +0200[diff] [blame]61 gpio-hog;
62 output-high;
63 gpios = <29 GPIO_ACTIVE_HIGH>;
64 line-name = "CTRL_SLEEP_MOCI#";
Andrejs Cainikovsdd1587c2023-07-11 11:09:18 +0200[diff] [blame]65 };
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]66};
67
68&gpio5 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]69 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]70};
71
72&i2c1 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]73 bootph-pre-ram;
Marcel Ziswilerf8621462022-07-21 15:46:44 +0200[diff] [blame]74
75 eeprom_module: eeprom@50 {
76 compatible = "i2c-eeprom";
77 pagesize = <16>;
78 reg = <0x50>;
79 };
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]80};
81
82&i2c2 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]83 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]84};
85
86&i2c3 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]87 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]88};
89
Marcel Ziswilerf8621462022-07-21 15:46:44 +0200[diff] [blame]90&i2c4 {
91 /* EEPROM on display adapter (MIPI DSI Display Adapter) */
92 eeprom_display_adapter: eeprom@50 {
93 compatible = "i2c-eeprom";
94 pagesize = <16>;
95 reg = <0x50>;
96 };
97
98 /* EEPROM on carrier board */
99 eeprom_carrier_board: eeprom@57 {
100 compatible = "i2c-eeprom";
101 pagesize = <16>;
102 reg = <0x57>;
103 };
104};
105
106&pca9450 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]107 bootph-pre-ram;
Marcel Ziswilerf8621462022-07-21 15:46:44 +0200[diff] [blame]108};
109
Andrejs Cainikovsdd1587c2023-07-11 11:09:18 +0200[diff] [blame]110&pinctrl_ctrl_sleep_moci {
111 bootph-pre-ram;
112};
113
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]114&pinctrl_i2c1 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]115 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]116};
117
Marcel Ziswilerf8621462022-07-21 15:46:44 +0200[diff] [blame]118&pinctrl_usdhc2_pwr_en {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]119 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]120 u-boot,off-on-delay-us = <20000>;
121};
122
123&pinctrl_uart3 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]124 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]125};
126
Marcel Ziswilerf8621462022-07-21 15:46:44 +0200[diff] [blame]127&pinctrl_usdhc2_cd {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]128 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]129};
130
131&pinctrl_usdhc2 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]132 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]133};
134
135&pinctrl_usdhc3 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]136 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]137};
138
139&pinctrl_wdog {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]140 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]141};
142
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]143&reg_usdhc2_vmmc {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]144 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]145};
146
147&uart3 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]148 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]149};
150
Marcel Ziswilerf8621462022-07-21 15:46:44 +0200[diff] [blame]151&usdhc1 {
152 status = "disabled";
153};
154
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]155&usdhc2 {
156 assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_400M>;
157 assigned-clock-rates = <400000000>;
158 assigned-clocks = <&clk IMX8MP_CLK_USDHC2>;
159 sd-uhs-ddr50;
160 sd-uhs-sdr104;
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]161 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]162};
163
164&usdhc3 {
165 assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_400M>;
166 assigned-clock-rates = <400000000>;
167 assigned-clocks = <&clk IMX8MP_CLK_USDHC3>;
168 mmc-hs400-1_8v;
169 mmc-hs400-enhanced-strobe;
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]170 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]171};
172
173&wdog1 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]174 bootph-pre-ram;
Marcel Ziswiler36a439d2022-02-07 11:54:13 +0100[diff] [blame]175};