blob: b4219d03e12676d90ddf81fff191c7b1425c1b87 [file] [log] [blame]
wdenk4989f872004-03-14 15:06:13 +00001/*
2 * (C) Copyright 2003
3 * Texas Instruments.
4 * Kshitij Gupta <kshitij@ti.com>
5 * Configuation settings for the TI OMAP Innovator board.
6 *
7 * (C) Copyright 2004
8 * ARM Ltd.
9 * Philippe Robin, <philippe.robin@arm.com>
10 * Configuration for Compact Integrator board.
11 *
12 * See file CREDITS for list of people who contributed to this
13 * project.
14 *
15 * This program is free software; you can redistribute it and/or
16 * modify it under the terms of the GNU General Public License as
17 * published by the Free Software Foundation; either version 2 of
18 * the License, or (at your option) any later version.
19 *
20 * This program is distributed in the hope that it will be useful,
21 * but WITHOUT ANY WARRANTY; without even the implied warranty of
22 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
23 * GNU General Public License for more details.
24 *
25 * You should have received a copy of the GNU General Public License
26 * along with this program; if not, write to the Free Software
27 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
28 * MA 02111-1307 USA
29 */
30
31#ifndef __CONFIG_H
32#define __CONFIG_H
33
34/*
35 * High Level Configuration Options
36 * (easy to change)
37 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020038#define CONFIG_SYS_MEMTEST_START 0x100000
39#define CONFIG_SYS_MEMTEST_END 0x10000000
40#define CONFIG_SYS_HZ 1000
41#define CONFIG_SYS_HZ_CLOCK 1000000 /* Timer 1 is clocked at 1Mhz */
42#define CONFIG_SYS_TIMERBASE 0x13000100
wdenk4989f872004-03-14 15:06:13 +000043
Wolfgang Denkadf20a12005-09-25 01:48:28 +020044#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
wdenk4989f872004-03-14 15:06:13 +000045#define CONFIG_SETUP_MEMORY_TAGS 1
Wolfgang Denkadf20a12005-09-25 01:48:28 +020046#define CONFIG_MISC_INIT_R 1 /* call misc_init_r during start up */
wdenk4989f872004-03-14 15:06:13 +000047/*
48 * Size of malloc() pool
49 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020050#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128*1024)
51#define CONFIG_SYS_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
wdenk4989f872004-03-14 15:06:13 +000052
53/*
54 * Hardware drivers
55 */
56#define CONFIG_DRIVER_SMC91111
57#define CONFIG_SMC_USE_32_BIT
58#define CONFIG_SMC91111_BASE 0xC8000000
59#undef CONFIG_SMC91111_EXT_PHY
60
61/*
62 * NS16550 Configuration
63 */
Andreas Engel0813b122008-09-08 14:30:53 +020064#define CONFIG_PL011_SERIAL
wdenkda04a8b2004-08-02 23:22:59 +000065#define CONFIG_PL011_CLOCK 14745600
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020066#define CONFIG_PL01x_PORTS { (void *)CONFIG_SYS_SERIAL0, (void *)CONFIG_SYS_SERIAL1 }
wdenk4989f872004-03-14 15:06:13 +000067#define CONFIG_CONS_INDEX 0
wdenkc86cdb92005-01-12 00:38:03 +000068#define CONFIG_BAUDRATE 38400
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020069#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
70#define CONFIG_SYS_SERIAL0 0x16000000
71#define CONFIG_SYS_SERIAL1 0x17000000
wdenk4989f872004-03-14 15:06:13 +000072
Jon Loeliger860435b2007-07-04 22:32:32 -050073
wdenkc86cdb92005-01-12 00:38:03 +000074/*
Jon Loeliger5c4ddae2007-07-10 10:12:10 -050075 * BOOTP options
76 */
77#define CONFIG_BOOTP_BOOTFILESIZE
78#define CONFIG_BOOTP_BOOTPATH
79#define CONFIG_BOOTP_GATEWAY
80#define CONFIG_BOOTP_HOSTNAME
81
82
83/*
Jon Loeliger860435b2007-07-04 22:32:32 -050084 * Command line configuration.
85 */
86#define CONFIG_CMD_BDI
87#define CONFIG_CMD_DHCP
Mike Frysinger78dcaf42009-01-28 19:08:14 -050088#define CONFIG_CMD_SAVEENV
Jon Loeliger860435b2007-07-04 22:32:32 -050089#define CONFIG_CMD_FLASH
90#define CONFIG_CMD_IMI
91#define CONFIG_CMD_MEMORY
92#define CONFIG_CMD_NET
93#define CONFIG_CMD_PING
wdenkc86cdb92005-01-12 00:38:03 +000094
wdenk4989f872004-03-14 15:06:13 +000095
wdenkc86cdb92005-01-12 00:38:03 +000096#if 0
wdenk4989f872004-03-14 15:06:13 +000097#define CONFIG_BOOTDELAY 2
Wolfgang Denk03f9ba32005-10-04 23:10:28 +020098#define CONFIG_BOOTARGS "root=/dev/nfs nfsroot=<IP address>:/<exported rootfs> mem=128M ip=dhcp netdev=27,0,0xfc800000,0xfc800010,eth0 video=clcdfb:0"
wdenk4989f872004-03-14 15:06:13 +000099#define CONFIG_BOOTCOMMAND "bootp ; bootm"
wdenkc86cdb92005-01-12 00:38:03 +0000100#endif
Wolfgang Denk03f9ba32005-10-04 23:10:28 +0200101/* The kernel command line & boot command below are for a platform flashed with afu.axf
wdenk4989f872004-03-14 15:06:13 +0000102
Wolfgang Denk03f9ba32005-10-04 23:10:28 +0200103Image 666 Block 0 End Block 0 address 0x24000000 exec 0x24000000- name u-boot
104Image 667 Block 1 End Block 13 address 0x24040000 exec 0x24040000- name u-linux
105Image 668 Block 14 End Block 33 address 0x24380000 exec 0x24380000- name rootfs
106SIB at Block62 End Block62 address 0x24f80000
107
Wolfgang Denkadf20a12005-09-25 01:48:28 +0200108*/
109#define CONFIG_BOOTDELAY 2
Wolfgang Denk03f9ba32005-10-04 23:10:28 +0200110#define CONFIG_BOOTARGS "root=/dev/mtdblock2 mem=128M ip=dhcp netdev=27,0,0xfc800000,0xfc800010,eth0 video=clcdfb:0 console=ttyAMA0"
111#define CONFIG_BOOTCOMMAND "cp 0x24080000 0x7fc0 0x100000; bootm"
Wolfgang Denkadf20a12005-09-25 01:48:28 +0200112
wdenk4989f872004-03-14 15:06:13 +0000113/*
114 * Miscellaneous configurable options
115 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200116#define CONFIG_SYS_LONGHELP /* undef to save memory */
117#define CONFIG_SYS_PROMPT "Integrator-CP # " /* Monitor Command Prompt */
118#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size*/
wdenk4989f872004-03-14 15:06:13 +0000119/* Print Buffer Size */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200120#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
121#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
122#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size*/
wdenk4989f872004-03-14 15:06:13 +0000123
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200124#define CONFIG_SYS_LOAD_ADDR 0x7fc0 /* default load address */
wdenk4989f872004-03-14 15:06:13 +0000125
126/*-----------------------------------------------------------------------
127 * Stack sizes
128 *
129 * The stack sizes are set up in start.S using the settings below
130 */
131#define CONFIG_STACKSIZE (128*1024) /* regular stack */
132#ifdef CONFIG_USE_IRQ
133#define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
134#define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
135#endif
136
137/*-----------------------------------------------------------------------
138 * Physical Memory Map
139 */
Wolfgang Denk03f9ba32005-10-04 23:10:28 +0200140#define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */
141#define PHYS_SDRAM_1 0x00000000 /* SDRAM Bank #1 */
Wolfgang Denka1be4762008-05-20 16:00:29 +0200142#define PHYS_SDRAM_1_SIZE 0x08000000 /* 128 MB */
wdenk4989f872004-03-14 15:06:13 +0000143
144/*-----------------------------------------------------------------------
145 * FLASH and environment organization
Wolfgang Denk03f9ba32005-10-04 23:10:28 +0200146
147 * Top varies according to amount fitted
148 * Reserve top 4 blocks of flash
149 * - ARM Boot Monitor
150 * - Unused
151 * - SIB block
152 * - U-Boot environment
153 *
154 * Base is always 0x24000000
155
wdenk4989f872004-03-14 15:06:13 +0000156 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200157#define CONFIG_SYS_FLASH_BASE 0x24000000
158#define CONFIG_SYS_MAX_FLASH_SECT 64
159#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
Wolfgang Denka1be4762008-05-20 16:00:29 +0200160#define PHYS_FLASH_SIZE 0x01000000 /* 16MB */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200161#define CONFIG_SYS_FLASH_ERASE_TOUT (2*CONFIG_SYS_HZ) /* Timeout for Flash Erase */
162#define CONFIG_SYS_FLASH_WRITE_TOUT (2*CONFIG_SYS_HZ) /* Timeout for Flash Write */
wdenkc86cdb92005-01-12 00:38:03 +0000163
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200164#define CONFIG_SYS_MONITOR_LEN 0x00100000
Jean-Christophe PLAGNIOL-VILLARD53db4cd2008-09-10 22:48:04 +0200165#define CONFIG_ENV_IS_IN_FLASH 1
Wolfgang Denk03f9ba32005-10-04 23:10:28 +0200166
167/*
168 * Move up the U-Boot & monitor area if more flash is fitted.
169 * If this U-Boot is to be run on Integrators with varying flash sizes,
Marcel Ziswileraea68562007-12-30 03:30:46 +0100170 * drivers/mtd/cfi_flash.c::flash_init() can read the Integrator CP_FLASHPROG
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200171 * register and dynamically assign CONFIG_ENV_ADDR & CONFIG_SYS_MONITOR_BASE
172 * - CONFIG_SYS_MONITOR_BASE is set to indicate that the environment is not
Wolfgang Denk03f9ba32005-10-04 23:10:28 +0200173 * embedded in the boot monitor(s) area
174 */
175#if ( PHYS_FLASH_SIZE == 0x04000000 )
176
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200177#define CONFIG_ENV_ADDR 0x27F00000
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200178#define CONFIG_SYS_MONITOR_BASE 0x27F40000
Wolfgang Denk03f9ba32005-10-04 23:10:28 +0200179
180#elif (PHYS_FLASH_SIZE == 0x02000000 )
181
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200182#define CONFIG_ENV_ADDR 0x25F00000
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200183#define CONFIG_SYS_MONITOR_BASE 0x25F40000
Wolfgang Denk03f9ba32005-10-04 23:10:28 +0200184
185#else
186
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200187#define CONFIG_ENV_ADDR 0x24F00000
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200188#define CONFIG_SYS_MONITOR_BASE 0x27F40000
Wolfgang Denk03f9ba32005-10-04 23:10:28 +0200189
190#endif
191
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200192#define CONFIG_ENV_SECT_SIZE 0x40000 /* 256KB */
193#define CONFIG_ENV_SIZE 8192 /* 8KB */
Wolfgang Denkadf20a12005-09-25 01:48:28 +0200194/*-----------------------------------------------------------------------
Wolfgang Denk03f9ba32005-10-04 23:10:28 +0200195 * CP control registers
Wolfgang Denkadf20a12005-09-25 01:48:28 +0200196 */
Wolfgang Denk03f9ba32005-10-04 23:10:28 +0200197#define CPCR_BASE 0xCB000000 /* CP Registers*/
198#define OS_FLASHPROG 0x00000004 /* Flash register*/
199#define CPMASK_EXTRABANK 0x8
200#define CPMASK_FLASHSIZE 0x4
201#define CPMASK_FLWREN 0x2
202#define CPMASK_FLVPPEN 0x1
Wolfgang Denkadf20a12005-09-25 01:48:28 +0200203
Wolfgang Denk03f9ba32005-10-04 23:10:28 +0200204/*
205 * The ARM boot monitor initializes the board.
206 * However, the default U-Boot code also performs the initialization.
207 * If desired, this can be prevented by defining SKIP_LOWLEVEL_INIT
208 * - see documentation supplied with board for details of how to choose the
209 * image to run at reset/power up
210 * e.g. whether the ARM Boot Monitor runs before U-Boot
Wolfgang Denkadf20a12005-09-25 01:48:28 +0200211
Wolfgang Denk03f9ba32005-10-04 23:10:28 +0200212#define CONFIG_SKIP_LOWLEVEL_INIT
Wolfgang Denkadf20a12005-09-25 01:48:28 +0200213
Wolfgang Denk03f9ba32005-10-04 23:10:28 +0200214 */
Wolfgang Denkadf20a12005-09-25 01:48:28 +0200215
Wolfgang Denk03f9ba32005-10-04 23:10:28 +0200216/*
217 * The ARM boot monitor does not relocate U-Boot.
218 * However, the default U-Boot code performs the relocation check,
219 * and may relocate the code if the memory map is changed.
220 * If necessary this can be prevented by defining SKIP_RELOCATE_UBOOT
Wolfgang Denkadf20a12005-09-25 01:48:28 +0200221
Wolfgang Denk03f9ba32005-10-04 23:10:28 +0200222#define SKIP_CONFIG_RELOCATE_UBOOT
Wolfgang Denkadf20a12005-09-25 01:48:28 +0200223
Wolfgang Denk03f9ba32005-10-04 23:10:28 +0200224 */
225/*-----------------------------------------------------------------------
226 * There are various dependencies on the core module (CM) fitted
227 * Users should refer to their CM user guide
228 * - when porting adjust u-boot/Makefile accordingly
229 * to define the necessary CONFIG_ s for the CM involved
230 * see e.g. cp_926ejs_config
231 */
Wolfgang Denkadf20a12005-09-25 01:48:28 +0200232
Wolfgang Denk03f9ba32005-10-04 23:10:28 +0200233#include "armcoremodule.h"
Wolfgang Denkadf20a12005-09-25 01:48:28 +0200234
Wolfgang Denk03f9ba32005-10-04 23:10:28 +0200235/*
236 * If CONFIG_SKIP_LOWLEVEL_INIT is not defined &
237 * the core module has a CM_INIT register
238 * then the U-Boot initialisation code will
239 * e.g. ARM Boot Monitor or pre-loader is repeated once
240 * (to re-initialise any existing CM_INIT settings to safe values).
241 *
242 * This is usually not the desired behaviour since the platform
243 * will either reboot into the ARM monitor (or pre-loader)
244 * or continuously cycle thru it without U-Boot running,
245 * depending upon the setting of Integrator/CP switch S2-4.
246 *
247 * However it may be needed if Integrator/CP switch S2-1
248 * is set OFF to boot direct into U-Boot.
249 * In that case comment out the line below.
250#undef CONFIG_CM_INIT
251 */
Wolfgang Denkadf20a12005-09-25 01:48:28 +0200252
wdenkc86cdb92005-01-12 00:38:03 +0000253#endif /* __CONFIG_H */