blob: bc1dab5b72b29ee98489a50bf14cfd55fdecbfef [file] [log] [blame]
Chandan Nath4ba33452011-10-14 02:58:23 +00001/*
2 * clocks_am33xx.h
3 *
4 * AM33xx clock define
5 *
Matt Porter57da6662013-03-15 10:07:04 +00006 * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
Chandan Nath4ba33452011-10-14 02:58:23 +00007 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02008 * SPDX-License-Identifier: GPL-2.0+
Chandan Nath4ba33452011-10-14 02:58:23 +00009 */
10
11#ifndef _CLOCKS_AM33XX_H_
12#define _CLOCKS_AM33XX_H_
13
Tom Rini52437072013-08-30 16:28:46 -040014/* MAIN PLL Fdll supported frequencies */
15#define MPUPLL_M_1000 1000
16#define MPUPLL_M_800 800
17#define MPUPLL_M_720 720
18#define MPUPLL_M_600 600
Lokesh Vutla1bda3732017-05-05 12:59:08 +053019#define MPUPLL_M_500 500
Tom Rini52437072013-08-30 16:28:46 -040020#define MPUPLL_M_300 300
21
Heiko Schocherb21f2ac2013-07-30 10:48:54 +053022#define UART_RESET (0x1 << 1)
23#define UART_CLK_RUNNING_MASK 0x1
24#define UART_SMART_IDLE_EN (0x1 << 0x3)
25
Lokesh Vutlaa82d4e12013-12-10 15:02:22 +053026#define CM_DLL_CTRL_NO_OVERRIDE 0x0
27#define CM_DLL_READYST 0x4
28
Lokesh Vutla6302e532017-05-05 12:59:10 +053029#define NUM_OPPS 6
30
Matt Porter57da6662013-03-15 10:07:04 +000031extern void enable_dmm_clocks(void);
Tom Rinifbb25522017-05-16 14:46:35 -040032extern void enable_emif_clocks(void);
Steve Kipisz5adac352013-08-14 10:51:31 -040033extern const struct dpll_params dpll_core_opp100;
34extern struct dpll_params dpll_mpu_opp100;
Chandan Nath4ba33452011-10-14 02:58:23 +000035
36#endif /* endif _CLOCKS_AM33XX_H_ */