blob: a96b2b5d57fb55828b947da3aac42822fcf53600 [file] [log] [blame]
Tom Warren23d7fe92012-12-11 13:34:18 +00001/*
2 * (C) Copyright 2010-2012
3 * NVIDIA Corporation <www.nvidia.com>
4 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
Tom Warren23d7fe92012-12-11 13:34:18 +00006 */
7
Tom Warrendf450952013-02-26 12:18:48 +00008#ifndef _TEGRA_COMMON_H_
9#define _TEGRA_COMMON_H_
Alexey Brodkin267d8e22014-02-26 17:47:58 +040010#include <linux/sizes.h>
Tom Warren23d7fe92012-12-11 13:34:18 +000011#include <linux/stringify.h>
12
13/*
14 * High Level Configuration Options
15 */
16#define CONFIG_ARMCORTEXA9 /* This is an ARM V7 CPU core */
Tom Warren23d7fe92012-12-11 13:34:18 +000017#define CONFIG_SYS_L2CACHE_OFF /* No L2 cache */
18
Tom Warren23d7fe92012-12-11 13:34:18 +000019#include <asm/arch/tegra.h> /* get chip and board defs */
20
Thierry Reding26748712015-07-28 11:35:54 +020021/* Use the Tegra US timer on ARMv7, but the architected timer on ARMv8. */
22#ifndef CONFIG_ARM64
Rob Herring741a0bd2013-10-04 10:22:47 -050023#define CONFIG_SYS_TIMER_RATE 1000000
24#define CONFIG_SYS_TIMER_COUNTER NV_PA_TMRUS_BASE
Thierry Reding26748712015-07-28 11:35:54 +020025#endif
Rob Herring741a0bd2013-10-04 10:22:47 -050026
Tom Warren23d7fe92012-12-11 13:34:18 +000027#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
Tom Warren23d7fe92012-12-11 13:34:18 +000028
29/* Environment */
30#define CONFIG_ENV_VARS_UBOOT_CONFIG
31#define CONFIG_ENV_SIZE 0x2000 /* Total Size Environment */
32
33/*
Tom Warrendf450952013-02-26 12:18:48 +000034 * NS16550 Configuration
Tom Warren23d7fe92012-12-11 13:34:18 +000035 */
Thomas Choue3b90262015-11-19 21:48:11 +080036#define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
Tom Warren23d7fe92012-12-11 13:34:18 +000037
38/*
Stephen Warren2c0ea602014-04-18 10:56:11 -060039 * Common HW configuration.
40 * If this varies between SoCs later, move to tegraNN-common.h
41 * Note: This is number of devices, not max device ID.
42 */
43#define CONFIG_SYS_MMC_MAX_DEVICE 4
44
45/*
Tom Warren23d7fe92012-12-11 13:34:18 +000046 * select serial console configuration
47 */
48#define CONFIG_CONS_INDEX 1
49
50/* allow to overwrite serial and ethaddr */
51#define CONFIG_ENV_OVERWRITE
52#define CONFIG_BAUDRATE 115200
53
Tom Warren23d7fe92012-12-11 13:34:18 +000054/* turn on command-line edit/hist/auto */
Tom Warren23d7fe92012-12-11 13:34:18 +000055#define CONFIG_COMMAND_HISTORY
Tom Warren23d7fe92012-12-11 13:34:18 +000056
Tom Warren23d7fe92012-12-11 13:34:18 +000057/*
Tom Warren23d7fe92012-12-11 13:34:18 +000058 * Increasing the size of the IO buffer as default nfsargs size is more
59 * than 256 and so it is not possible to edit it
60 */
Bryan Wub644fad2016-09-01 23:49:57 +000061#define CONFIG_SYS_CBSIZE (1024 * 2) /* Console I/O Buffer Size */
Tom Warren23d7fe92012-12-11 13:34:18 +000062/* Print Buffer Size */
63#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
64 sizeof(CONFIG_SYS_PROMPT) + 16)
Bryan Wub644fad2016-09-01 23:49:57 +000065#define CONFIG_SYS_MAXARGS 64 /* max number of command args */
66
Tom Warren23d7fe92012-12-11 13:34:18 +000067/* Boot Argument Buffer Size */
68#define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE)
69
70#define CONFIG_SYS_MEMTEST_START (NV_PA_SDRC_CS0 + 0x600000)
71#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x100000)
72
Tom Warren23d7fe92012-12-11 13:34:18 +000073/*-----------------------------------------------------------------------
74 * Physical Memory Map
75 */
Stephen Warren3ffd0902015-08-07 16:12:45 -060076#define CONFIG_NR_DRAM_BANKS 2
Tom Warren23d7fe92012-12-11 13:34:18 +000077#define PHYS_SDRAM_1 NV_PA_SDRC_CS0
78#define PHYS_SDRAM_1_SIZE 0x20000000 /* 512M */
79
80#define CONFIG_SYS_UBOOT_START CONFIG_SYS_TEXT_BASE
81#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
82
83#define CONFIG_SYS_BOOTMAPSZ (256 << 20) /* 256M */
84
85#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_STACKBASE
86#define CONFIG_SYS_INIT_RAM_SIZE CONFIG_SYS_MALLOC_LEN
87#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
88 CONFIG_SYS_INIT_RAM_SIZE - \
89 GENERATED_GBL_DATA_SIZE)
90
Tom Warren23d7fe92012-12-11 13:34:18 +000091#define CONFIG_CMD_ENTERRCM
Tom Warren23d7fe92012-12-11 13:34:18 +000092
93/* Defines for SPL */
Tom Warren23d7fe92012-12-11 13:34:18 +000094#define CONFIG_SPL_FRAMEWORK
Tom Warren23d7fe92012-12-11 13:34:18 +000095#define CONFIG_SPL_BOARD_INIT
96#define CONFIG_SPL_NAND_SIMPLE
Albert ARIBAUDe916e052013-04-12 05:14:30 +000097#define CONFIG_SPL_MAX_FOOTPRINT (CONFIG_SYS_TEXT_BASE - \
Tom Warren23d7fe92012-12-11 13:34:18 +000098 CONFIG_SPL_TEXT_BASE)
99#define CONFIG_SYS_SPL_MALLOC_SIZE 0x00010000
100
Stephen Warren4b1f4b72013-02-28 15:03:45 +0000101/* Misc utility code */
102#define CONFIG_BOUNCE_BUFFER
Tom Warren88efe702013-03-26 10:39:33 -0700103#define CONFIG_CRC32_VERIFY
Simon Glassfadd5ab2013-03-05 14:39:56 +0000104
Stephen Warren848804f2014-02-05 09:24:57 -0700105#ifndef CONFIG_SPL_BUILD
106#include <config_distro_defaults.h>
Stephen Warren8ce70082015-09-04 22:03:50 -0600107#define CONFIG_FAT_WRITE
Stephen Warren848804f2014-02-05 09:24:57 -0700108#endif
109
Tom Warren23d7fe92012-12-11 13:34:18 +0000110#endif /* _TEGRA_COMMON_H_ */